Memory device and methof for error detection
US-2022223220-A1 · Jul 14, 2022 · US
US11539377B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11539377-B2 |
| Application number | US-202117460857-A |
| Country | US |
| Kind code | B2 |
| Filing date | Aug 30, 2021 |
| Priority date | Dec 17, 2020 |
| Publication date | Dec 27, 2022 |
| Grant date | Dec 27, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A data transmission method for transmitting a data signal using four data signal levels during a unit interval and transmitting a data bus inversion (DBI) signal using two DBI signal levels during the unit interval, the method including: receiving n (n is a natural number) data, each of the n data including a first bit and a second bit; counting the number of data in which the first bit and the second bit have the same value among the n data; in response to the counting result being less than or equal to a predetermined number, transmitting the n data using the four data signal levels, together with a DBI signal having a first DBI signal level; and in response to the counting result being greater than the predetermined number, transmitting data, which is obtained by changing a value of either of the first bit and the second bit of the n data, using the four data signal levels, together with a DBI signal having a second DBI signal level different from the first DBI signal level.
Opening claim text (preview).
What is claimed is: 1. A data transmission method for transmitting a data signal using four data signal levels during a unit interval and transmitting a data bus inversion (DBI) signal using two DBI signal levels during the unit interval, the method comprising: receiving n (n is a natural number) data, each of the n data including a first bit and a second bit; counting the number of data in which the first bit and the second bit have the same value among the n data; in response to the counting result being less than or equal to a predetermined number, transmitting the n data using the four data signal levels, together with a DBI signal having a first DBI signal level; and in response to the counting result being greater than the predetermined number, transmitting data, which is obtained by changing a value of either of the first bit and the second bit of the n data, using the four data signal levels, together with a DBI signal having a second DBI signal level different from the first DBI signal level. 2. The data transmission method of claim 1 , wherein the first bit includes a most significant bit (MSB), and the second bit includes a least significant bit (LSB). 3. The data transmission method of claim 2 , wherein the changing of the value of either of the first bit and the second bit of the n data comprises changing a value of the LSB of the n data. 4. The data transmission method of claim 3 , wherein the changing of the value of the LSB of the n data comprises inverting the value of the LSB of the n data. 5. The data transmission method of claim 4 , wherein the inverting of the value of the LSB of the n data comprises inverting the value of the LSB of the n data using an XOR operation. 6. The data transmission method of claim 1 , wherein the receiving of the n data comprises receiving 2n bits. 7. The data transmission method of claim 1 , wherein the counting of the number of data in which the first bit and the second bit have the same value among the n data comprises: performing an XOR operation on values of the first bit and the second bit of the n data; and counting the number of data in which the first bit and the second bit have the same value among the n data using the XOR operation result. 8. The data transmission method of claim 1 , wherein the n data and the DBI signal are all transmitted during one unit interval. 9. A data transmission device, comprising: a logic operator configured to perform a logic operation on n (n is a natural number) first bits and n second bits to output n logic operation results; a data bus inversion (DBI) determiner configured to generate a DBI determination signal by counting the n logic operation results; an inversion unit configured to generate n inversion bits by inverting values of the n second bits based on the DBI determination signal; a data transmission unit configured to receive the n inversion bits and the n first bits and transmit the received n inversion bits and n first bits as a data signal; and a DBI transmitter configured to generate and transmit a DBI signal based on the DBI determination signal, wherein the n inversion bits include a first inversion bit, the n first bits include a third bit, the n first bits and the n second bits include first data, the data transmission unit transmits the data signal by selecting one of four data signal levels based on the first inversion bit and the third bit, and the DBI transmitter transmits the DBI signal by selecting one of two DBI signal levels based on the DBI determination signal. 10. The data transmission device of claim 9 , wherein the logic operator includes an XOR gate configured to perform an XOR operation on the n first bits and the n second bits to output n XOR results. 11. The data transmission device of claim 10 , wherein the DBI determiner includes a counter configured to count the number of zeros among the n XOR results. 12. The data transmission device of claim 11 , wherein the DBI determiner further includes a NOR gate configured to receive a DBI enable signal and an output of the counter and perform a NOR operation to generate the DBI determination signal. 13. The data transmission device of claim 12 , wherein the inversion unit includes an XOR gate configured to receive the DBI determination signal and the n second bits and perform an XOR operation to generate the n inversion bits. 14. The data transmission device of claim 13 , wherein the DBI transmitter includes an inverter configured to invert and output the DBI determination signal. 15. The data transmission device of claim 9 , wherein the logic operator includes a NOR gate configured to perform a NOR operation on the n first bits and the n second bits to output n NOR results. 16. The data transmission device of claim 15 , wherein the DBI determiner includes: a counter configured to count the number of ones among the n NOR results; and a NOR gate configured to receive a DBI enable signal and an output of the counter and perform a NOR operation to generate the DBI determination signal. 17. The data transmission device of claim 16 , wherein the inversion unit includes: a first XOR gate configured to receive the DBI determination signal and the n first bits and perform an XOR operation to generate the n first inversion bits; and a second XOR gate configured to receive the DBI determination signal and the n second bits and perform an XOR operation to generate the n second inversion bits, wherein the data transmission unit receives the n first inversion bits and the n second inversion bits and transmits the received n first inversion bits and n second inversion bits as the data signal. 18. A data transmission method for transmitting a data signal using four data signal levels during a unit interval and transmitting a data bus inversion (DBI) signal using two DBI signal levels during the unit interval, the method comprising: receiving n (n is a natural number) data, each of the n data including a first bit and a second bit; counting the number of data in which the first bit and the second bit have a predetermined value among the n data; in response to the counting result being less than or equal to a predetermined number, transmitting the n data using the four data signal levels, together with a DBI signal having a first DBI signal level; and in response to the counting result being greater than the predetermined number, transmitting data, which is obtained by changing values of the first bit and the second bit of the n data, using the four data signal levels, together with a DBI signal having a second DBI signal level different from the first DBI signal level. 19. The data transmission method of claim 18 , wherein the first bit includes a most significant bit (MSB), the second bit includes a least significant bit (LSB), and the changing of values of the first bit and the second bit of the n data comprises inverting values of the MSB and the LSB of the n data. 20. The data transmission method of claim 18 , wherein the counting of the number of data in which the first bit and the second bit have a predetermined value among the n data comprises: performing a NOR operation on values of the first bit and the second bit of the n data; and counting the number of data in which the first bit and the second bit have the predetermined value among the n data using the NOR operation result.
Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor · CPC title
Compression (speech analysis-synthesis for redundancy reduction G10L19/00; for image communication H04N); Expansion; Suppression of unnecessary data, e.g. redundancy reduction · CPC title
Data bus control circuits, e.g. precharging, presetting, equalising · CPC title
Analog or multilevel bus · CPC title
Conversion to or from block codes or representations thereof · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.