Methods for fabricating silicon MEMS gyroscopes with upper and lower sense plates

US11530917B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11530917-B2
Application numberUS-201916580618-A
CountryUS
Kind codeB2
Filing dateSep 24, 2019
Priority dateSep 24, 2018
Publication dateDec 20, 2022
Grant dateDec 20, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods for fabricating MEMS tuning fork gyroscope sensor system using silicon wafers. This provides the possibly to avoid glass. The sense plates can be formed in a device layer of a silicon on insulator (SOI) wafer or in a deposited polysilicon layer in a few examples.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for fabricating tuning fork gyroscope sensor, comprising: fabricating at least one sense plate on a silicon sense plate wafer; bonding the sense plate wafer to a device layer in which a proof mass is formed; and forming through silicon vias through the sense plate wafer having the sense plate and filling the vias to provide electrical connections to the sense plate to form the tuning fork gyroscope sensor; wherein the bonding the sense plate wafer to the device layer is performed in a vacuum to yield a vacuum sealed sensor. 2. The method as claimed in claim 1 , further comprising filling the vias to provide electrical connections to drive electrodes to form the tuning fork gyroscope sensors. 3. The method as claimed in claim 1 , further comprising direct bonding the sense plate wafer containing the sense plate to the device layer. 4. The method as claimed in claim 1 , further comprising metal bonding the sense plate wafer containing the sense plate to the device layer. 5. A method for fabricating a tuning fork gyroscope sensor, comprising: fabricating at least one sense plate on a silicon sense plate wafer; bonding the sense plate wafer to a device layer in which a proof mass is formed; forming through silicon vias through the sense plate wafer having the sense plate and filling the vias to provide electrical connections to the sense plate to form the tuning fork gyroscope sensor; providing a sealing ring around the proof mass; and evacuating a volumetric region in the sealing ring and around the proof mass. 6. The method as claimed in claim 5 , further comprising fabricating another silicon sense plate on an other side of the proof mass. 7. The method as claimed in claim 5 , further comprising directly bonding the sense plate wafer to the device layer. 8. The method as claimed in claim 5 , further comprising metal bonding the sense plate wafer to the device layer.

Assignees

Inventors

Classifications

  • Manufacturing; Trimming; Mounting; Housings · CPC title

  • Fusion bonding · CPC title

  • the devices involving a micromechanical structure · CPC title

  • Wet etching · CPC title

  • Bonding a wafer on the substrate, i.e. where the cap consists of another wafer · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11530917B2 cover?
Methods for fabricating MEMS tuning fork gyroscope sensor system using silicon wafers. This provides the possibly to avoid glass. The sense plates can be formed in a device layer of a silicon on insulator (SOI) wafer or in a deposited polysilicon layer in a few examples.
Who is the assignee on this patent?
Charles Stark Draper Laboratory Inc
What technology area does this patent fall under?
Primary CPC classification G01C19/5621. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 20 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).