Pixel structure, display panel and display apparatus

US11522018B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11522018-B2
Application numberUS-201916975761-A
CountryUS
Kind codeB2
Filing dateDec 23, 2019
Priority dateJan 4, 2019
Publication dateDec 6, 2022
Grant dateDec 6, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present disclosure provides a pixel structure, a display panel and a display apparatus. The pixel structure according to an embodiment of the present disclosure includes a pixel structure including: a plurality of pixel units. Each of the plurality of pixel units includes a plurality of sub-pixels, each of the plurality of sub-pixels is divided into at least two target sub-pixels, and a separation region is provided between two adjacent target sub-pixels.

First claim

Opening claim text (preview).

What is claimed is: 1. A pixel structure, characterized in that it comprises: a plurality of pixel units, wherein each of the plurality of pixel units comprises a plurality of sub-pixels, each of the plurality of sub-pixels is divided into at least two target sub-pixels, and a separation region is provided between two adjacent target sub-pixels, wherein the plurality of sub-pixels are arranged in an array, and the separation regions each have a strip shape, and are arranged such that in any one row of sub-pixels, each separation region disposed in one of two adjacent sub-pixels is perpendicular to each separation region disposed in the other of the two adjacent sub-pixels, and in any one column of sub-pixels, each separation region disposed in one of two adjacent sub-pixels is also perpendicular to each separation region disposed in the other of the two adjacent sub-pixels. 2. The pixel structure of claim 1 , characterized in that any two target sub-pixels have a same area. 3. The pixel structure of claim 1 , characterized in that a number of the target sub-pixels into which the each of the plurality of sub-pixels is divided is in a range of 2 to 10. 4. The pixel structure of claim 1 , characterized in that at least two separation regions are disposed in the each of the plurality of sub-pixels, and the at least two separation regions disposed in the each of the plurality of sub-pixels are arranged parallel to each other. 5. The pixel structure of claim 1 , characterized in that a smallest side length of each of the at least two target sub-pixels is greater than 10 μm. 6. The pixel structure of claim 1 , characterized in that the each of the plurality of sub-pixels comprises an anode, a cathode, and an organic functional layer between the anode and the cathode, the organic functional layer comprises an electron injection layer, an electron transport layer, a light emitting layer, a hole transport layer, and a hole injection layer, which are sequentially disposed on a side of the cathode close to the anode, wherein the light emitting layer comprises a plurality of light emitting region sets, each of the plurality of light emitting region sets comprises at least two light emitting regions, and the separation region is provided between two adjacent light emitting regions. 7. The pixel structure of claim 6 , characterized in that the plurality of light emitting region sets are arranged in an array, and the separation regions each have a strip shape, and are arranged such that in any one row of light emitting region sets, a separation region disposed in one of two adjacent light emitting region sets is perpendicular to a separation region disposed in the other of the two adjacent light emitting region sets, and in any one column of light emitting region sets, a separation region disposed in one of two adjacent light emitting region sets is also perpendicular to a separation region disposed in the other of the two adjacent light emitting region sets. 8. The pixel structure of claim 7 , characterized in that at least two separation regions are disposed in the each of the plurality of light emitting region sets, and the at least two separation regions disposed in the each of the plurality of light emitting region sets are arranged parallel to each other. 9. The pixel structure of claim 6 , characterized in that the separation regions each have a strip shape, and in a case where two separation regions are disposed in the each of the plurality of light emitting region sets, the separation regions are arranged such that the two separation regions disposed in the each of the plurality of light emitting region sets are perpendicular to each other, and in a case where at least three separation regions are disposed in the each of the plurality of sub-pixels, the separation regions are arranged such that any two of the at least three separation regions disposed in the each of the plurality of light emitting region sets are parallel or perpendicular to each other. 10. A display panel, characterized in that it comprises the pixel structure of claim 1 . 11. A display apparatus, characterized in that it comprises the display panel of claim 10 . 12. A method of manufacturing a pixel structure, characterized in that it comprises steps of: forming an anode on a substrate; sequentially forming a hole injection layer and a hole transport layer on the anode; evaporating, by a mask, an organic light emitting material to a particular position on a side of the hole transport layer away from the hole injection layer to form a light emitting layer having a plurality of light emitting region sets, wherein each of the plurality of light emitting region sets is configured to comprise at least two light emitting regions, and there is a separation region between two adjacent light emitting regions; sequentially forming, on the light emitting layer, an electron transport layer which covers the light emitting layer, and an electron injection layer; and forming a cathode on a side of the electron injection layer away from the electron transport layer, wherein the plurality of sub-pixels are arranged in an array, and the separation regions each have a strip shape, and are arranged such that in any one row of sub-pixels, each separation region disposed in one of two adjacent sub-pixels is perpendicular to each separation region disposed in the other of the two adjacent sub-pixels, and in any one column of sub-pixels, each separation region disposed in one of two adjacent sub-pixels is also perpendicular to each separation region disposed in the other of the two adjacent sub-pixels.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11522018B2 cover?
The present disclosure provides a pixel structure, a display panel and a display apparatus. The pixel structure according to an embodiment of the present disclosure includes a pixel structure including: a plurality of pixel units. Each of the plurality of pixel units includes a plurality of sub-pixels, each of the plurality of sub-pixels is divided into at least two target sub-pixels, and a sep…
Who is the assignee on this patent?
Fuzhou Boe Optoelectronics Tech Co Ltd, Beijing Boe Technology Dev Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/3211. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 06 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).