Display device and chip-on-film structure thereof

US11515243B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11515243-B2
Application numberUS-202016840448-A
CountryUS
Kind codeB2
Filing dateApr 5, 2020
Priority dateFeb 2, 2018
Publication dateNov 29, 2022
Grant dateNov 29, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device and a chip-on-film structure thereof are provided. The chip-on-film structure includes a substrate, multiple first output pads, multiple second output pads, multiple first lead wires, and multiple second lead wires. The substrate has a surface including a bonding zone. The first and output pads are located in the bonding zone. The first lead wires and the first output pads are located on the same surface of the substrate. The first lead wires and the second lead wires are located on two opposite surfaces of the substrate. Each of the first lead wires is connected to one of the first output pads. Each of the second lead wires is connected to one of the second output pads. The second lead wires each have a portion corresponding to the bonding zone and having the terminal sections that are respectively opposite to the first and second output pads.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device, comprising a display panel and a chip-on-film structure, wherein the chip-on-film structure comprises a substrate, a plurality of first output pads, a plurality of second output pads, a plurality of first lead lines, and a plurality of second lead lines, the substrate having a surface that comprises a bonding zone, the plurality of first output pads and the plurality of second output pads being located in the bonding zone, the plurality of first lead lines and the plurality of first output pads being located on one common surface of the substrate, the plurality of first lead lines and the plurality of second lead lines being respectively located on two opposite surfaces of the substrate, each of the first lead lines being connected to one of the first output pads, each of the second lead lines being connected to the second output pads, the second lead lines each having a portion that corresponds to the bonding zone and has two terminal sections respectively opposite to the first output pads and the second output pads, wherein the second lead lines have orthogonal projections on the substrate that cover orthogonal projections of the first lead lines on the substrate; and the display panel comprises a plurality of first input pads that are respectively corresponding, in a one to one manner, to the plurality of first output pads and a plurality of second input pads that are respectively corresponding, in a one to one manner, to the plurality of second output pads, the plurality of first input pads being electrically connected to the plurality of first output pads, the plurality of second input pads being electrically connected to the plurality of second output pads. 2. The display device according to claim 1 , wherein the plurality of first output pads and the plurality of second output pads are arranged to stagger with respect to each other. 3. The display device according to claim 2 , wherein the plurality of first output pads and the plurality of second output pads are respectively arranged in a straight line extending in a first direction, and the plurality of first output pads and the plurality of second output pads are spaced from each other in a second direction, wherein the first direction and the second direction are perpendicular. 4. The display device according to claim 1 , wherein the substrate is formed with vias that respectively correspond, in a one to one manner, to the plurality of second output pads, and the second lead lines are connected, through the vias, to the second output pads. 5. The display device according to claim 4 , wherein the bonding zone is located between the vias and the first lead lines. 6. The display device according to claim 1 further comprising a driver chip, wherein the driver chip is located on the same surface of the substrate as the plurality of first lead lines, and the first lead lines and the second lead lines are individually connected to the driver chip. 7. The display device according to claim 1 further comprising a conductive layer arranged between the first input pads and the first output pads and between the second input pads and the second output pads. 8. The display device according to claim 1 , wherein the plurality of first input pads and the plurality of second input pads are located in an edge portion of the display panel.

Assignees

Inventors

Classifications

  • Organic materials · CPC title

  • Flexible insulating substrates · CPC title

  • Shapes or dispositions of interconnections · CPC title

  • specially for flexible printed circuits, e.g. using folded portions · CPC title

  • characterised by the use of flexible or folded printed circuits · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11515243B2 cover?
A display device and a chip-on-film structure thereof are provided. The chip-on-film structure includes a substrate, multiple first output pads, multiple second output pads, multiple first lead wires, and multiple second lead wires. The substrate has a surface including a bonding zone. The first and output pads are located in the bonding zone. The first lead wires and the first output pads are …
Who is the assignee on this patent?
Wuhan China Star Optoelectronics Semiconductor Display Tech Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09F9/301. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 29 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).