Integrated programmable gate radio frequency (RF) switch

US11489061B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11489061-B2
Application numberUS-201816139248-A
CountryUS
Kind codeB2
Filing dateSep 24, 2018
Priority dateSep 24, 2018
Publication dateNov 1, 2022
Grant dateNov 1, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A transistor comprises a base layer that includes a channel region, wherein the base layer and the channel region include group III-V semiconductor material. A gate stack is above the channel region, the gate stack comprises a gate electrode and a composite gate dielectric stack, wherein the composite gate dielectric stack comprises a first large bandgap oxide layer, a low bandgap oxide layer, and a second large bandgap oxide layer to provide a programmable voltage threshold. Source and drain regions are adjacent to the channel region.

First claim

Opening claim text (preview).

What is claimed is: 1. A radio frequency (RF) switch transistor, comprising: a base layer that includes a channel region, the channel region rising above the base layer, wherein the base layer and the channel region include group III-V semiconductor material; a polarization layer over the channel region, the polarization layer having a first recess in a top of the polarization layer; an insulating layer over the polarization layer, the insulating layer having a second recess over the first recess; a gate stack located within the first recess in the polarization layer and within the second recess in the insulating layer above the channel region, the gate stack comprising a gate electrode, and a composite gate dielectric stack, wherein the composite gate dielectric stack comprises a first large bandgap oxide layer, a low bandgap oxide layer, and a second large bandgap oxide layer, the composite gate dielectric stack conformal to sidewalls of the first and second recesses and a bottom of the first recess in the polarization layer, wherein the low bandgap oxide layer comprises at least one of HfO2, TiO2 and ZrO2, wherein a depth of the first recess controls a threshold voltage (VT) of the RF switch transistor; and source and drain regions adjacent to the channel region. 2. The transistor of claim 1 , wherein the base layer and the channel region comprise gallium and nitrogen. 3. The transistor of claim 1 , wherein the first large bandgap oxide layer is adjacent to the gate electrode, the second large bandgap oxide layer is on the polarization layer adjacent to the channel region, and the low bandgap oxide layer is in-between the first large bandgap oxide layer and the second large bandgap oxide layer. 4. The transistor of claim 1 , wherein the first large bandgap oxide layer and the second large bandgap oxide layer comprise at least one of SiO2 or SiN. 5. The transistor of claim 1 , wherein the first large bandgap oxide layer and the second large bandgap oxide layer have a thickness between 1 to 10 nm. 6. The transistor of claim 1 , wherein the low bandgap oxide layer has a thickness between 1 to 10 nm. 7. The transistor of claim 1 , wherein the polarization layer includes aluminum and nitrogen. 8. The transistor of claim 1 , wherein the composite gate dielectric stack switches states between a lower threshold voltage (VT,lo) and a higher threshold voltage (VT,hi), where VT,hi is greater than VT,lo. 9. A programmable radio frequency (RF) switch transistor comprising: a base layer that includes a channel region, the channel region rising above the base layer, wherein the base layer and the channel region comprise gallium and nitrogen; a polarization layer over the channel region, the polarization layer having a first recess in a top of the polarization layer; an insulating layer over the polarization layer, the insulating layer having a second recess over the first recess; a gate stack located within the first recess in the polarization layer and within the second recess in the insulating layer above the channel region, the gate stack comprising a gate electrode, and a composite gate dielectric stack, wherein the composite gate dielectric stack comprises a first large bandgap oxide layer, a second large bandgap oxide layer, and a low bandgap oxide layer in-between the first large bandgap oxide layer and the second large bandgap oxide layer, the composite gate dielectric stack conformal to sidewalls of the first and second recesses and a bottom of the first recess in the polarization layer, wherein the low bandgap oxide layer comprises at least one of HfO2, TiO2 and ZrO2, wherein a depth of the first recess controls a threshold voltage (VT) of the RF switch transistor; and source and drain (S/D) regions adjacent to the channel region. 10. The programmable RF switch transistor of claim 9 , wherein the first large bandgap oxide layer is adjacent to the gate electrode, and the second large bandgap oxide layer is on the polarization layer adjacent to the channel region. 11. The programmable RF switch transistor of claim 9 , wherein the first large bandgap oxide layer and the second large bandgap oxide layer comprise at least one of SiO2 or SiN. 12. The programmable RF switch transistor of claim 9 , wherein the first large bandgap oxide layer and the second large bandgap oxide layer have a thickness between 1 to 10 nm. 13. The programmable RF switch transistor of claim 9 , wherein the low bandgap oxide layer has a thickness between 1 to 10 nm. 14. The programmable RF switch transistor of claim 9 , wherein the polarization layer includes aluminum and nitrogen. 15. The programmable RF switch transistor of claim 9 , wherein the composite gate dielectric stack switches states between a lower threshold voltage (VT,lo) and a higher threshold voltage (VT,hi), where VT,hi is greater than VT,lo[ ]. 16. A method of fabricating a radio frequency (RF) switch transistor, the method comprising: forming a base layer that includes a channel region, the channel region rising above the base layer, wherein the base layer and the channel region include group III-V semiconductor material; forming a polarization layer over the channel region, the polarization layer having a first recess in a top of the polarization layer; forming an insulating layer over the polarization layer, the insulating layer having a second recess over the first recess forming a gate stack located within the first recess in the polarization layer and within the second recess in the insulating layer above the channel region, the gate stack comprising a gate electrode, and a composite gate dielectric stack, wherein the composite gate dielectric stack comprises a first large bandgap oxide layer, a low bandgap oxide layer, and a second large bandgap oxide layer, the composite gate dielectric stack conformal to sidewalls of the first and second recesses and a bottom of the first recess in the polarization layer, wherein the low bandgap oxide layer comprises at least one of HfO2, TiO2 and ZrO2, wherein a depth of the first recess controls a threshold voltage (VT) of the RF switch transistor; and forming source and drain regions adjacent to the channel region. 17. The method of claim 16 , wherein forming the gate stack further comprises: depositing the second large bandgap oxide layer along sidewalls and bottom of a gate trench; depositing the low bandgap oxide layer on the second large bandgap oxide layer; depositing the first large bandgap oxide layer on the low bandgap oxide layer; and filling in a remainder of the gate trench with gate electrode material. 18. The method of claim 16 , further comprising forming the first large bandgap oxide layer and the second large bandgap oxide layer using at least one of SiO2 or SiN.

Assignees

Inventors

Classifications

  • Laminate layers, e.g. stacks of alternating high-k metal oxides (adhesion layers or buffer layers H10P14/6508, H10P14/6548) · CPC title

  • Making the insulator · CPC title

  • the insulator being formed after the semiconductor body, the semiconductor being a Group III-V material · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11489061B2 cover?
A transistor comprises a base layer that includes a channel region, wherein the base layer and the channel region include group III-V semiconductor material. A gate stack is above the channel region, the gate stack comprises a gate electrode and a composite gate dielectric stack, wherein the composite gate dielectric stack comprises a first large bandgap oxide layer, a low bandgap oxide layer, …
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification H01L29/513. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 01 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).