Semiconductor process
US-9362125-B2 · Jun 7, 2016 · US
US11444095B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11444095-B2 |
| Application number | US-202117229848-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 13, 2021 |
| Priority date | Dec 22, 2019 |
| Publication date | Sep 13, 2022 |
| Grant date | Sep 13, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices, including a substrate with a first area and a second area, multiple double-diffused metal-oxide-semiconductor (DMOS) devices on the first area, wherein the double-diffused metal-oxide-semiconductor (DMOS) device includes a field oxide on the substrate, a first gate dielectric layer adjacent to the field oxide, and a first polysilicon gate on the field oxide and the first gate dielectric layer, and multiple memory units on the second area, wherein the memory unit includes an oxide-nitride-oxide (ONO) tri-layer and a second polysilicon gate on the oxide-nitride-oxide (ONO) tri-layer, wherein a top surface of the second polysilicon gate of the memory unit in the second area and a top surface of the first polysilicon gate of the double-diffused metal-oxide-semiconductor (DMOS) in the first area are on the same level.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices, comprising: a substrate with a first area and a second area; multiple double-diffused metal-oxide-semiconductor (DMOS) devices on said first area, wherein said double-diffused metal-oxide-semiconductor (DMOS) device comprises a field oxide on said substrate, a first gate dielectric layer adjacent to said field oxide, and a first polysilicon gate on said field oxide and said first gate dielectric layer; and multiple memory units on said second area, wherein said memory unit comprises an oxide-nitride-oxide (ONO) tri-layer and a second polysilicon gate on said oxide-nitride-oxide (ONO) tri-layer, wherein a top surface of said second polysilicon gate of said memory unit in said second area and a top surface of said first polysilicon gate of said double-diffused metal-oxide-semiconductor (DMOS) in said first area are on the same level. 2. The semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices of claim 1 , further comprising multiple complementary metal-oxide-semiconductor (CMOS) devices in said first area, wherein said complementary metal-oxide-semiconductor (CMOS) device comprises a second gate dielectric layer and a third polysilicon gate on said second gate dielectric layer, and a top surface of said third polysilicon gate of said complementary metal-oxide-semiconductor (CMOS) is on the same level as said top surface of said first polysilicon gate of said double-diffused metal-oxide-semiconductor (DMOS) in said first area and said top surface of said second polysilicon gate of said memory unit in said second area. 3. The semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices of claim 2 , wherein said first gate dielectric layers of said DMOS device is thicker than said second gate dielectric layers of said CMOS device. 4. The semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices of claim 1 , wherein said first polysilicon gate of said double-diffused metal-oxide-semiconductor (DMOS) partly overlaps said field oxide at one sides. 5. The semiconductor device with integrated memory devices and metal-oxide-semiconductor (MOS) devices of claim 1 , wherein said memory unit is silicon-oxide-nitride-oxide-silicon (SONOS) memory.
Photolithographic processes · CPC title
using masks for insulating materials · CPC title
using masks for conductive or resistive materials · CPC title
the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz · CPC title
the material being a silicon oxide, e.g. SiO2 · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.