Signal acquisition circuit, a single-housed device as well as method of acquiring data of an input signal

US11431323B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11431323-B2
Application numberUS-201916661791-A
CountryUS
Kind codeB2
Filing dateOct 23, 2019
Priority dateJun 28, 2019
Publication dateAug 30, 2022
Grant dateAug 30, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A signal acquisition circuit for acquiring data of an input signal comprising at least n acquisition units, wherein n is integer greater than one, the n acquisition units comprising k inputs, wherein k is integer greater than one, and wherein at least two inputs are assigned to one channel and the corresponding acquisition units run time interleaved, and at least one trigger unit, wherein the number 1 of the at least one trigger unit is integer and wherein 1 is smaller than k. Further, a single-housed device as well as a method of acquiring data of an input signal are described.

First claim

Opening claim text (preview).

The embodiments of the invention in which an exclusive property or privilege is claimed are defined as follows: 1. A signal acquisition circuit for acquiring data of an input signal, said signal acquisition circuit comprising: at least N acquisition circuits, wherein N is an integer greater than one, said N acquisition circuits comprising K inputs, wherein K is an integer greater than one, and wherein at least two inputs are assigned to one channel and the corresponding acquisition circuits run time interleaved, and wherein the signal acquisition circuit comprises only one trigger circuit, wherein the only one trigger circuit is a common trigger circuit, wherein at least two of the N acquisition circuits are operated in parallel, wherein the at least two acquisition circuits operated in parallel share the common trigger circuit such that data outputted by the respective acquisition circuits is directly forwarded to the common trigger circuit that applies a respective trigger on the data outputted by the respective acquisition circuits, and wherein the common trigger circuit is implemented on a single chip, wherein said signal acquisition circuit further comprises a signal bus connecting each of said N acquisition circuits with said only one trigger circuit such that data outputted by the N acquisition circuits is directly forwarded to said only one trigger circuit. 2. The signal acquisition circuit according to claim 1 , wherein each of said N acquisition circuits has at least one input. 3. The signal acquisition circuit according to claim 1 , wherein each of said N acquisition circuits has at least two inputs that are assigned to different channels of said signal acquisition circuit. 4. The signal acquisition circuit according to claim 1 , wherein each channel has a maximum sampling rate, and wherein the maximum sampling rate divided by the number of inputs is constant. 5. The signal acquisition circuit according to claim 1 , wherein said signal acquisition circuit further comprises a signal bus connecting each of said N acquisition circuits with said at least one trigger circuit. 6. The signal acquisition circuit according to claim 1 , wherein at least one of said n acquisition circuits comprises a quantizer configured to quantize a K-th input signal and to output a quantized input signal. 7. The signal acquisition circuit according to claim 5 , wherein at least one of said n acquisition circuits comprises a quantizer configured to quantize a K-th input signal and to output a quantized input signal, and wherein said signal bus communicates said quantized input signal. 8. The signal acquisition circuit according to claim 1 , wherein said signal acquisition circuit further comprises at least one filter. 9. The signal acquisition circuit according to claim 8 , wherein said at least one filter is provided in one of said N acquisition circuits. 10. The signal acquisition circuit according to claim 1 , wherein said signal acquisition circuit has two acquisition circuits and one trigger circuit, and wherein two inputs are provided. 11. The signal acquisition circuit according to claim 1 , wherein said signal acquisition circuit has four acquisition circuits and one trigger circuit, and wherein four inputs are provided. 12. The signal acquisition circuit according to claim 1 , wherein each of said N acquisition circuits is established on a separately formed chip. 13. The signal acquisition circuit according to claim 1 , wherein the signal acquisition circuit relates to an interleaved acquisition system. 14. A single-housed device comprising the signal acquisition circuit according to claim 1 . 15. A signal acquisition circuit for acquiring data of an input signal, said signal acquisition circuit comprising: at least N acquisition circuits, wherein N is an integer greater than one, said N acquisition circuits comprising K inputs, wherein K is an integer greater than one, and wherein at least two inputs are assigned to one channel and the corresponding acquisition circuits run time interleaved, and wherein the signal acquisition circuit comprises only one trigger circuit wherein the only one trigger circuit is a common trigger circuit, wherein the N acquisition circuits are operated in parallel, and wherein the N acquisition circuits operated in parallel share the common trigger circuit that applies a respective trigger on data outputted by the respective acquisition circuits, and wherein the common trigger circuit is implemented on a single chip, wherein said signal acquisition circuit further comprises a signal bus connecting each of said N acquisition circuits with said only one trigger circuit such that data outputted by the N acquisition circuits is directly forwarded to said only one trigger circuit.

Assignees

Inventors

Classifications

  • for triggering, synchronisation · CPC title

  • Time multiplexed filters; Time sharing filters · CPC title

  • with input-sampling frequency and output-delivery frequency which differ, e.g. extrapolation; Anti-aliasing · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11431323B2 cover?
A signal acquisition circuit for acquiring data of an input signal comprising at least n acquisition units, wherein n is integer greater than one, the n acquisition units comprising k inputs, wherein k is integer greater than one, and wherein at least two inputs are assigned to one channel and the corresponding acquisition units run time interleaved, and at least one trigger unit, wherein the n…
Who is the assignee on this patent?
Rohde & Schwarz
What technology area does this patent fall under?
Primary CPC classification G01R13/0254. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 30 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).