Drive circuit, display module driving method and display module

Patent metadata

Field	Value
Publication number	US-11430401-B2
Application number	US-201816331150-A
Country	US
Kind code	B2
Filing date	Nov 13, 2018
Priority date	Oct 31, 2018
Publication date	Aug 30, 2022
Grant date	Aug 30, 2022

Abstract

The present application discloses a drive circuit, a display module driving method and a display module. The drive circuit includes: a timing control chip, configured to output a state signal; a control circuit, configured to receive the state signal and output a ready signal; and a gate drive circuit, configured to control, according to the ready signal, whether a display screen displays a picture or not.

First claim

What is claimed is:

1. A drive circuit, comprising:
a timing control chip, configured to detect whether initial configuration work is completely finished or not, and output a state signal depending on whether the initial configuration work has been completely finished;
a control circuit, configured to receive the state signal, and output a ready signal according to the state signal; and
a gate drive circuit, configured to receive the ready signal, and control, according to the ready signal, whether a display screen displays a picture or not;
wherein the control circuit comprises a first resistor, a first Metal Oxide Semiconductor (MOS) tube and a second MOS tube; the second MOS tube is an N-type MOS tube; the first MOS tube is a P-type MOS tube;
the control circuit further comprises a first level signal, a second level signal and a logic level signal;
a gate terminal of the first MOS tube is connected to the state signal, a source terminal of the first MOS tube is connected to the logic level voltage signal, and a drain terminal of the first MOS tube is connected to the first level signal via the first resistor;
a gate terminal of the second MOS tube is connected between the drain terminal of the first MOS tube and the first resistor, a source terminal of the second MOS tube is connected to the first level signal, and a drain terminal of the second MOS tube is connected to a display panel; and
when the state signal is the first level signal, the first MOS tube is turned on; the gate terminal of the second MOS tube is pulled up by the logic level signal to the second level signal and is turned on; and the control circuit outputs the first level signal as the ready signal to the gate drive circuit.

2. The drive circuit according to claim 1 , wherein the control circuit further comprises a second resistor, a third resistor, a third MOS tube and a fourth MOS tube; the third MOS tube is an N-type MOS tube; the fourth MOS tube is a P-type MOS tube;
a gate terminal of the third MOS tube is connected to the state signal and the gate terminal of the first MOS tube, a source terminal of the third MOS tube is connected to a ground terminal, and a drain terminal of the third MOS tube is connected to the second level signal sequentially via the third resistor and the second resistor;
a gate terminal of the fourth MOS tube is connected to the drain terminal of the third MOS tube via the third resistor, a source terminal of the fourth MOS tube is connected to the second level signal, and a drain terminal of the fourth MOS tube is connected to the display panel; and
when the state signal outputs the second level signal, the first MOS tube is turned off; meanwhile, the third MOS tube is connected; the gate terminal of the fourth MOS tube is pulled down by the ground terminal and is turned on; and the control circuit outputs the second level signal as the ready signal to the gate drive circuit.

3. A driving method of driving a display panel by a drive circuit, the display panel comprising: a display screen, the drive circuit comprising a timing control chip configured to detect whether initial configuration work is completely finished or not and output a state signal depending on whether the initial configuration work has been completely finished; a control circuit configured to receive the state signal and output a ready signal according to the state signal; and a gate drive circuit configured to receive the ready signal and control whether the display screen displays a picture or not according to the ready signal;
wherein the control circuit comprises a first resistor, a first Metal Oxide Semiconductor (MOS) tube and a second MOS tube; the second MOS tube is an N-type MOS tube; the first MOS tube is a P-type MOS tube; the control circuit further comprises a first level signal a second level signal and a logic level signal; a gate terminal of the first MOS tube is connected to the state signal, a source terminal of the first MOS tube is connected to the logic level voltage signal, and a drain terminal of the first MOS tube is connected to the first level signal via the first resistor; a gate terminal of the second MOS tube is connected between the drain terminal of the first MOS tube and the first resistor, a source terminal of the second MOS tube is connected to the first level signal, and a drain terminal of the second MOS tube is connected to a display panel; and wherein when the state signal is the first level signal, the first MOS tube is turned on, and the gate terminal of the second MOS tube is pulled up by the logic level signal to the second level signal and is turned on, and the control circuit outputs the first level signal as the ready signal to the gate drive circuit:
wherein the driving method comprises:
starting the display panel;
performing, by the timing control chip, initial configurations;
detecting, by the timing control chip, whether the initial configuration work is completely finished or not, and outputting a state signal depending on whether the initial configuration work has been completely finished; and
controlling, according to the state signal, whether the display screen of the display panel displays a picture or not.

4. The display module driving method according to claim 3 , wherein after the display panel is started, a step of turning on a backlight module of a display module and the step of performing, by a timing control chip, initial configurations are performed simultaneously.

5. The display module driving, method according to claim 3 , wherein the operation of performing, by the tuning control chip, initial configurations comprises a code reading and configuration process, and wherein the step of outputting, by the timing control chip, a state signal comprises:
when the timing control chip is in the code reading and configuration process, controlling to output, by the timing control chip, the first level signal as the state signal to the control circuit.

6. The display module driving method according to claim 3 , wherein the step of outputting, by the timing control chip, a state signal comprises:
after the timing control chip finishes all code configurations, outputting, by the timing control chip, the second level signal as the state signal to the control circuit.

7. The display module driving method according to claim 3 , wherein the state signal comprises a first level signal and a second level signal, and wherein the step of controlling whether a display screen of a display panel displays a picture or not comprises:
in response to the state signal output by the timing control chip and received by the control circuit being the first level signal, outputting the first level signal to the gate drive circuit to drive the display screen; and
in response to the state signal output by the timing control chip and received by the control circuit being the second level signal, outputting, by the control circuit, the second level signal to the gate drive circuit to drive the display screen.

8. The display module driving method according to claim 3 , wherein the display panel further comprises a control circuit configured to receive the state signal output from the timing control chip and output a ready signal to the gate drive circuit according to the state signal, wherein the state signal comprises a first level signal and a second level signal, and wherein
when the timing control chip does not yet finish the initial configuration work, outputting, by the timing control chip, the first level signal as the state signal to the control circuit.

9. The display module driving method according to claim 3 , wherein the display panel further comprises a control circuit configured to receive the state signal output

Assignees

• Hkc Corp Ltd

Inventors

• Wang Mingliang

Classifications

• G09G2330/026

  Arrangements or methods related to booting a display · CPC title

• G09G3/3266

  Details of drivers for scan electrodes · CPC title

• G09G2320/0252

  Improving the response speed · CPC title

• G09G3/3611 Primary

  Control of matrices with row and column drivers · CPC title

• G09G3/3406

  Control of illumination source (illumination devices structurally associated with liquid crystal cells G02F1/1336) · CPC title