Display apparatus

US11348992B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11348992-B2
Application numberUS-202016775545-A
CountryUS
Kind codeB2
Filing dateJan 29, 2020
Priority dateJun 21, 2019
Publication dateMay 31, 2022
Grant dateMay 31, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display apparatus includes a substrate, a driving thin-film transistor arranged on the substrate and including a driving semiconductor layer and a driving gate electrode, a first scanning line arranged on the first substrate and which extends in a first direction, a data line which extends in a second direction that intersects with the first direction, a node connection line arranged in the same layer as the first scanning line, and a shielding conductive layer arranged between the data line and the node connection line and disposed in the same layer as the driving gate electrode, where an end of the node connection line is connected to the driving gate electrode through a first node contact hole.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a substrate; a driving thin-film transistor arranged on the substrate and comprising a driving semiconductor layer and a driving gate electrode; a first scanning line arranged on the substrate and which extends in a first direction; a data line which extends in a second direction that intersects with the first direction; a node connection line arranged in a same layer as the first scanning line; and a shielding conductive layer arranged between the data line and the node connection line and disposed in a same layer as the driving gate electrode, wherein an end of the node connection line is connected to the driving gate electrode through a first node contact hole. 2. The display apparatus of claim 1 , further comprising a first gate electrode layer connected to the first scanning line through a third contact hole, wherein the shielding conductive layer extends from the first gate electrode layer. 3. The display apparatus of claim 2 , wherein the shielding conductive layer and the node connection line extend in the second direction. 4. The display apparatus of claim 2 , wherein the first gate electrode layer comprises a compensation gate electrode of a compensation thin-film transistor and a switching gate electrode of a switching thin-film transistor, and the shielding conductive layer is arranged between the compensation gate electrode and the switching gate electrode. 5. The display apparatus of claim 1 , further comprising a driving voltage line which extends in the second direction and arranged in a same layer as the data line, and the shielding conductive layer is arranged between the data line and the driving voltage line. 6. The display apparatus of claim 1 , further comprising a compensation thin-film transistor connected to the first scanning line and comprising a compensation semiconductor layer and a compensation gate electrode, and the other end of the node connection line is connected to the compensation semiconductor layer through a second node contact hole. 7. The display apparatus of claim 1 , wherein a resistance value of the first scanning line is less than a resistance value of the driving gate electrode. 8. The display apparatus of claim 1 , further comprising a storage capacitor comprising the driving gate electrode as a lower electrode and an upper electrode which overlaps the lower electrode and defines a storage opening having a closed shape, and the first node contact hole is arranged in the storage opening. 9. The display apparatus of claim 8 , wherein a size of the storage opening is greater than a size of the first node contact hole. 10. The display apparatus of claim 1 , further comprising: an emission control thin-film transistor arranged on the substrate and comprising an emission control semiconductor layer and an emission control gate electrode; and an emission control line which delivers an emission control signal to the emission control gate electrode, wherein the emission control gate electrode is provided as a portion of the emission control line. 11. The display apparatus of claim 1 , further comprising: a second scanning line apart from the first scanning line and extending in the first direction; and a second gate electrode layer connected to the second scanning line through a fourth contact hole, wherein the shielding conductive layer extends from the second gate electrode layer. 12. The display apparatus of claim 11 , wherein the second gate electrode layer is a part of a first initialization gate electrode of a first initialization thin-film transistor. 13. The display apparatus of claim 12 , wherein the first initialization gate electrode has a bent shape. 14. The display apparatus of claim 11 , wherein the shielding conductive layer extends in the second direction. 15. A display apparatus comprising: a substrate; a driving thin-film transistor which is arranged on the substrate and comprises a driving gate electrode and a driving semiconductor layer arranged with a first gate insulating layer therebetween; a shielding conductive layer arranged in a same layer as the driving gate electrode; a second gate insulating layer and an interlayer insulating layer arranged on the shielding conductive layer; a node connection line arranged on the interlayer insulating layer and connected to the driving gate electrode through a first node contact hole that penetrates the interlayer insulating layer and the second gate insulating layer; a first scanning line arranged in a same layer as the node connection line and which extends in a first direction; a via layer which covers the first scanning line and the node connection line; and a data line arranged on the via layer and which extends in a second direction that intersects with the first direction, wherein the shielding conductive layer extends in the second direction between the data line and the node connection line. 16. The display apparatus of claim 15 , further comprising a first gate electrode layer connected to the first scanning line through a third contact hole, and the shielding conductive layer extends from the first gate electrode layer. 17. The display apparatus of claim 15 , further comprising a second scanning line extending in the first direction; and a second gate electrode layer connected to the second scanning line through a fourth contact hole, and wherein the shielding conductive layer extends from the second gate electrode layer. 18. The display apparatus of claim 15 , wherein the driving semiconductor layer is bent. 19. The display apparatus of claim 15 , further comprising a driving voltage line which extends in the second direction and arranged in a same layer as the data line, and the node connection line overlaps the driving voltage line. 20. The display apparatus of claim 15 , wherein the shielding conductive layer receives a scanning signal.

Assignees

Inventors

Classifications

  • integrated with passive devices, e.g. auxiliary capacitors · CPC title

  • wherein the TFTs are in active matrices · CPC title

  • Interconnections, e.g. scanning lines · CPC title

  • Layout of electrodes and connections · CPC title

  • with additional control of the display period without amending the charge stored in a pixel memory, e.g. by means of additional select electrodes · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11348992B2 cover?
A display apparatus includes a substrate, a driving thin-film transistor arranged on the substrate and including a driving semiconductor layer and a driving gate electrode, a first scanning line arranged on the first substrate and which extends in a first direction, a data line which extends in a second direction that intersects with the first direction, a node connection line arranged in the s…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G09G3/3233. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 31 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).