Equalization time configuration method, chip, and communications system

Patent metadata

Field	Value
Publication number	US-11347669-B2
Application number	US-202016952350-A
Country	US
Kind code	B2
Filing date	Nov 19, 2020
Priority date	May 23, 2018
Publication date	May 31, 2022
Grant date	May 31, 2022

Abstract

An equalization time configuration method, applied to a processor system in which a Peripheral Component Interconnect Express (PCIe) bus or a Cache Coherent Interconnect for Accelerators (CCIX) bus is used, includes determining a working physical layer (PHY) type of a master chip and a working PHY type of a slave chip, determining an equalization time of the slave chip in a fourth phase of equalization based on the working PHY type of the master chip, and determining an equalization time of the master chip in a third phase of the equalization based on the working PHY type of the slave chip.

First claim

What is claimed is:

1. An equalization time configuration method comprising:
obtaining a port number of a master chip and an identity of a slave chip;
searching a channel type table to obtain a channel type of a channel located between a port of the master chip and the slave chip, wherein the channel type is a long reach (LR) or a short reach (SR);
obtaining a first physical layer (PHY) type supported by the master chip and a second PHY type supported by the slave chip;
determining whether both the first PHY type and the second PHY type comprise the channel type;
determining a first working PHY type of the master chip and a second working PHY type of the slave chip when both the first PHY type and the second PHY type comprise the channel type, wherein both the first working PHY type and the second working PHY type are the channel type;
configuring a first equalization time of the master chip in a third phase of an equalization based on the second working PHY type;
configuring a second equalization time of the slave chip in a fourth phase of the equalization based on the first working PHY type;
when both the first working PHY type and the second working PHY type are the LR:
reading a fifth equalization time of the slave chip in the third phase;
writing the fifth equalization time into the master chip to set the fifth equalization time as the first equalization time;
reading a sixth equalization time of the master chip in the fourth phase; and
writing the sixth equalization time into the slave chip to set the sixth equalization time as the second equalization time; and

configuring both the first equalization time and the second equalization time as a default value when both the first working PHY type and the second working PHY type are the SR.

2. The equalization time configuration method of claim 1 , further comprising:
configuring a first equalization circuit of the slave chip based on the second working PHY type;
determining, based on the first equalization circuit, a third equalization time required by the slave chip in the third phase; and
configuring the first equalization time based on the third equalization time.

3. The equalization time configuration method of claim 1 , further comprising:
configuring a second equalization circuit of the master chip based on the first working PHY type;
determining, based on the second equalization circuit, a fourth equalization time required by the master chip in the fourth phase; and
configuring the second equalization time based on the fourth equalization time.

4. The equalization time configuration method of claim 1 , wherein the first equalization time is T1 when the second working PHY type is the SR, wherein the first equalization time is T2 when the second working PHY type is the LR, and wherein T2 is greater than T1.

5. The equalization time configuration method of claim 1 , wherein the second equalization time is T3 when the first working PHY type is the SR, wherein the second equalization time is T4 when the first working PHY type is the LR, and wherein T4 is greater than T3.

6. The equalization time configuration method of claim 1 , further comprising:
when both the first working PHY type and the second working PHY type are SR:
reading a fifth equalization time of the slave chip in the third phase;
writing the fifth equalization time into the master chip to set the fifth equalization time as the first equalization time;
reading a sixth equalization time of the master chip in the fourth phase; and
writing the sixth equalization time into the slave chip to set the sixth equalization time as the second equalization time; and

configuring both the first equalization time and the second equalization time as a default value when both the first working PHY type and the second working PHY type are the LR.

7. The equalization time configuration method of claim 1 , wherein the master chip and the slave chip are coupled to each other through a Peripheral Component Interconnect Express (PCIe) bus or a Cache Coherent Interconnect for Accelerators (CCIX) bus, wherein the master chip is a root complex or a switching chip, and wherein the slave chip is an endpoint device independent of the master chip.

8. The equalization time configuration method of claim 1 , wherein the channel type table comprises the port number of the master chip, the identity of the slave chip, and channel types, and wherein the equalization time configuration method further comprises obtaining the channel type based on the port number of the master chip and the identity of the slave chip.

9. The equalization time configuration method of claim 1 , further comprising obtaining the channel type based on a loss of the channel, wherein a channel loss corresponding to the LR is greater than a channel loss corresponding to the SR.

10. The equalization time configuration method of claim 1 , wherein a PHY type supported by a chip is based on a channel loss that the chip is able to drive, and wherein a channel loss that a chip supporting a PHY type of the LR is able to drive is greater than a channel loss that a chip supporting a PHY type of the SR is able to drive.

11. The equalization time configuration method of claim 1 , wherein the first PHY type is pre-stored in a first register of the master chip, and wherein the second PHY type is pre-stored in a second register of the slave chip.

12. An equalization time configuration apparatus comprising:
a transceiver configured to receive a port number of a master chip and an identity of a slave chip; and
a processor coupled to the transceiver and configured to determine, based on the port number and the identity and by searching a channel type table, a channel type of a channel located between a port of the master chip and the slave chip, wherein the channel type is a long reach (LR) or a short reach (SR),
wherein the transceiver is further configured to receive a first physical layer (PHY) type supported by the master chip and a second PHY type supported by the slave chip,
wherein the processor is further configured to:
determine whether both the first PHY type and the second PHY type comprise the channel type;
determine a first working PHY type of the master chip and a second working PHY type of the slave chip when both the first PHY type and the second PHY type comprise the channel type, wherein both the first working PHY type and the second working PHY type are the channel type;
configure a first equalization time of the master chip in a third phase of equalization based on the second working PHY type;
configure a second equalization time of the slave chip in a fourth phase of the equalization based on the first working PHY type;
configure both the first equalization time and the second equalization time as a default value when both the first working PHY type and the second working PHY type are the SR; and
when both the first working PHY type and the second working PHY type are the LR:
read a fifth equalization time of the slave chip in the third phase of the equalization;
write the fifth equalization time into the master chip to set the fifth equalization time as the first equalization time;
read a sixth equalization time of the master chip in the fourth phase of the equalization; and
write the sixth equalization time into the slave chip to set the sixth equalization time as the second equalization time.

13. The equalization time configuration apparatus of claim 12 , wherein the processor is further configured to configure the first equalization time based on a third equalization time required by the slave chip in the third phase of the equalization, wher

Assignees

• Huawei Tech Co Ltd

Inventors

• Li Yongyao
• Zhu Jiang
• Luo Fei
• Li Jiankang
• Ma Yulong

Classifications

• G06F13/385

  for adaptation of a particular data processing system to different peripheral devices · CPC title

• G06F13/362 Primary

  with centralised access control · CPC title

• G06F13/4022

  using switching circuits, e.g. switching matrix, connection or expansion network (G06F13/4009 takes precedence) · CPC title

• G06F13/4282

  on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

• G06F13/4221

  being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus · CPC title