Semiconductor apparatus and washing method
US-10155252-B2 · Dec 18, 2018 · US
US11282739B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11282739-B2 |
| Application number | US-202017085422-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 30, 2020 |
| Priority date | Dec 13, 2019 |
| Publication date | Mar 22, 2022 |
| Grant date | Mar 22, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Methods for removing an oxide film from a silicon-on-insulator structure are disclosed. The oxide may be stripped from a SOI structure before deposition of an epitaxial silicon thickening layer. The oxide film may be removed by dispensing an etching solution toward a center region of the SOI structure and dispensing an etching solution to an edge region of the structure.
Opening claim text (preview).
What is claimed is: 1. A method for removing an oxide film from a silicon-on-insulator structure comprising: providing a silicon-on-insulator structure having a handle structure, a silicon top layer and a dielectric layer disposed between the handle structure and the silicon layer, the silicon- on-insulator structure having an oxide film on a top surface of the silicon-on-insulator structure, the silicon-on-insulator structure having a radius R that extends from a center to a circumferential edge of the silicon-on-insulator structure; directing an etching solution to a center region of the top surface of the silicon-on-insulator structure while spinning the silicon-on-insulator structure; and directing an etching solution to an edge region of the top surface of the silicon-on-insulator structure while spinning the silicon-on-insulator structure, the edge region being disposed radially outward from the center region. 2. The method as set forth in claim 1 wherein the center region extends from the center of the silicon-on-insulator structure to 0.1*R. 3. The method as set forth in claim 1 wherein directing an etching solution to a center region of the top surface of the silicon-on-insulator structure comprises directing the etching solution to the center of the silicon-on-insulator structure. 4. The method as set forth in claim 1 wherein the edge region begins at a distance 0.66*R from the center of the silicon-on-insulator structure and extends to the circumferential edge of the silicon-on-insulator structure. 5. The method as set forth in claim 1 wherein the edge region begins at a distance 0.80*R from the center of the silicon-on-insulator structure and extends to the circumferential edge of the silicon-on-insulator structure. 6. The method as set forth in claim 1 the etching solution comprises hydrofluoric acid and acetic acid, wherein the ratio of hydrogen fluoric acid (based on 49% basis) to acetic acid (glacial) in the etching solution is less than 1:1. 7. The method as set forth in claim 1 wherein the flow of etching solution is stopped while the etching solution is being redirected from the center region to the edge region. 8. The method as set forth in claim 1 wherein the etching solution is directed to the center region of the top surface of the silicon-on-insulator structure at a rate of 600 ml/min or less and the etching solution is directed to the edge region of the top surface of the silicon-on-insulator structure at a rate of 600 ml/min or less. 9. The method as set forth in claim 1 wherein the etching solution is directed to the center region of the top surface of the silicon-on-insulator structure for 0.5 to 10 seconds. 10. The method as set forth in claim 1 wherein the etching solution is directed to the edge region of the top surface of the silicon-on-insulator structure for 10 seconds to 20 minutes. 11. The method as set forth in claim 1 wherein the etching solution directed to the center region has the same concentration as the etching solution directed to the edge region. 12. The method as set forth in claim 1 wherein the etching solution directed to the center region has a different concentration that the etching solution directed to the edge region. 13. The method as set forth in claim 1 wherein the etching solution directed to the center region and the etching solution directed to the edge region each comprising hydrogen fluoride and acetic acid. 14. The method as set forth in claim 1 comprising moving a boom through which the etching solution is discharged to redirect etching solution from the center region to the edge region.
by wet cleaning only (H10P70/52 takes precedence) · CPC title
Chemical etching · CPC title
Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers · CPC title
with separation or delamination along an ion implanted layer, e.g. Smart-cut · CPC title
Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.