Array substrate and manufacturing method thereof, display panel and display device

US11275200B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11275200-B2
Application numberUS-201916632030-A
CountryUS
Kind codeB2
Filing dateJul 24, 2019
Priority dateJul 24, 2018
Publication dateMar 15, 2022
Grant dateMar 15, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An array substrate and a manufacturing method thereof, a display panel and a display device are disclosed. The array substrate includes a transparent base substrate and an electrode structure provided on the transparent base substrate, the electrode structure including an anti-reflective layer and a first electrode layer, the anti-reflective layer being located between the first electrode layer and the transparent base substrate.

First claim

Opening claim text (preview).

The invention claimed is: 1. An array substrate, comprising: a transparent base substrate; and an electrode structure, provided on the transparent base substrate, the electrode structure comprising: a first electrode layer; and an anti-reflective layer, the anti-reflective layer being located between the first electrode layer and the transparent base substrate, wherein the anti-reflective layer comprises a first film layer and a second film layer stacked on each other; the first film layer is located between the first electrode layer and the second film layer; the first film layer and the second film layer differ in refractive index; and the first film layer is set such that light of a predetermined wavelength reflected at an interface between the first film layer and the second film layer and light reflected on a surface of the first electrode layer that faces the anti-reflective layer perform destructive interference. 2. The array substrate according to claim 1 , wherein, the anti-reflective layer comprises a plurality of anti-reflective film groups sequentially arranged on a side of the first electrode layer that faces the transparent base substrate, each anti-reflective film group comprises a first film layer closer to the first electrode layer and a second film layer closer to the transparent base substrate; the first film layer and the second film layer differ in refractive index; and the first film layer is set such that light of a predetermined wavelength reflected at an interface between the first film layer and the second film layer and light reflected on a surface of the first electrode layer that faces the anti-reflective layer perform destructive interference. 3. An array substrate, comprising: a transparent base substrate; and an electrode structure, provided on the transparent base substrate, the electrode structure comprising: a first electrode layer; and an anti-reflective layer, the anti-reflective layer being located between the first electrode layer and the transparent base substrate, wherein the anti-reflective layer comprises a first film layer and a second film layer stacked on each other; the first film layer is located between the first electrode layer and the second film layer; the second film layer is a partially transparent metal layer; the first film layer is a transparent layer; and the first film layer and the second film layer are set such that light of a predetermined wavelength reflected on a surface of the first electrode layer that faces the anti-reflective layer and light reflected on a surface of the partially transparent metal layer that is away from the first electrode layer perform destructive interference, and light reflectivity of the first electrode layer is larger than light reflectivity of the second film layer. 4. The array substrate according to claim 3 , wherein, a material of the first film layer comprises molybdenum oxide; and a material of the second film layer comprises at least one of molybdenum and a niobium molybdenum alloy. 5. The array substrate according to claim 4 , further comprising: a signal line; a thin film transistor, comprising a gate electrode, a gate insulating layer, an active layer, a source electrode and a drain electrode, wherein the signal line and the gate electrode are set as the first electrode layer in the electrode structure, the active layer is provided on a side of the source electrode and the drain electrode that is close to the first electrode layer, and the gate insulating layer is provided between the first electrode layer and the active layer; a pixel electrode, the pixel electrode being electrically connected with the drain electrode; and a common electrode, the common electrode being located between the pixel electrode and the transparent base substrate, and a material of the common electrode being same as the material of the first film layer. 6. The array substrate according to claim 4 , further comprising: a signal line; a thin film transistor, comprising a gate electrode, a gate insulating layer, an active layer, a source electrode and a drain electrode; the signal line and the gate electrode being set as the first electrode layer in the electrode structure, the active layer is provided on a side of the source electrode and the drain electrode that is close to the first electrode layer, and the gate insulating layer is provided between the first electrode layer and the active layer; and an organic light emitting device, the organic light emitting device comprising a first driving electrode, an organic light-emitting functional layer and a second driving electrode; the organic light-emitting functional layer being located between the first driving electrode and the second driving electrode, the first driving electrode being electrically connected with the drain electrode. 7. The array substrate according to claim 1 , wherein, an orthographic projection of the first electrode layer on the transparent base substrate is located within an orthographic projection of the anti-reflective layer on the transparent base substrate; or an orthographic projection of the first electrode layer on the transparent base substrate coincides with an orthographic projection of the anti-reflective layer on the transparent base substrate. 8. A display panel, comprising the array substrate according to claim 1 . 9. The display panel according to claim 8 , further comprising: a counter substrate, provided opposite to the array substrate, wherein a surface of the array substrate provided with the anti-reflective layer and the electrode structure faces the counter substrate; and a black matrix, located on the counter substrate, wherein the black matrix is configured to shade at least a signal line on the array substrate, and the signal line is set as the first electrode layer in the electrode structure. 10. The display panel according to claim 8 , further comprising: a counter substrate, provided opposite to the array substrate, wherein a surface of the array substrate provided with the anti-reflective layer and the electrode structure faces the counter substrate; and a black matrix, located on the array substrate and on a display side of a display panel, wherein the black matrix is configured to shade at least a portion of a signal line and at least a portion of a thin film transistor on the array substrate that does not comprised in the first electrode layer in the electrode structure. 11. A display device, comprising the display panel according to claim 9 . 12. The display device according to claim 11 , further comprising a backlight source and a flexible circuit board, the backlight source being located on a side of the counter substrate that is away from the array substrate, and an end of the flexible circuit board that is away from the array substrate is located on a side of the backlight source that is away from the array substrate. 13. A manufacturing method of an array substrate, comprising: providing a transparent base substrate; forming an anti-reflective layer and a first electrode layer on the transparent base substrate to obtain an electrode structure, wherein the anti-reflective layer is formed between the first electrode layer and the transparent base substrate, wherein the forming the anti-reflective layer comprises: forming a partially transparent metal material thin film on the base substrate as a second film layer, and forming a transparent material thin film on a side of the second film layer that is away from the transparent base substrate as a first film layer, wherein the first film layer and the second film layer are set such

Assignees

Inventors

Classifications

  • comprising light absorbing layers, e.g. black layers · CPC title

  • G02B1/115Primary

    Multilayers · CPC title

  • G02B1/11Primary

    Anti-reflection coatings · CPC title

  • Conductor-insulator-semiconductor electrodes · CPC title

  • wherein the TFTs are in active matrices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11275200B2 cover?
An array substrate and a manufacturing method thereof, a display panel and a display device are disclosed. The array substrate includes a transparent base substrate and an electrode structure provided on the transparent base substrate, the electrode structure including an anti-reflective layer and a first electrode layer, the anti-reflective layer being located between the first electrode layer…
Who is the assignee on this patent?
Beijing Boe Display Tech Co, Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02B1/115. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 15 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).