Shift register circuit, driving method thereof, and display device
US-2019325978-A1 · Oct 24, 2019 · US
US11250754B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11250754-B2 |
| Application number | US-202016941624-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jul 29, 2020 |
| Priority date | Dec 6, 2019 |
| Publication date | Feb 15, 2022 |
| Grant date | Feb 15, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A driving circuit includes a S stage register, a first connect line, a (S+A) stage register and a second connect line. The S stage register receives a S stage control signal through a first switch unit and a second switch unit, so that the S stage register performs voltage regulation and outputs a S stage scan signal. The first connect line is electrically connected to the first switch unit of the S stage register. A third switch unit of the (S+A) stage register is electrically connected to the first connect line and a fourth switch unit of the (S+A) stage register for receiving the S stage scan signal, so that The (S+A) stage register performs voltage regulation. The second connect line is electrically connected to the second switch unit of the S stage register and the fourth switch unit of the (S+A) stage register.
Opening claim text (preview).
What is claimed is: 1. A driving circuit, comprising: an S stage register comprising a first voltage regulator circuit, wherein the first voltage regulator circuit of the S stage register comprises a first switch unit of the S stage register and a second switch unit of the S stage register, the first switch unit of the S stage register and the second switch unit of the S stage register are configured to receive an S stage control signal, so that the S stage register performs voltage regulation and outputs an S stage scan signal; a first connect line electrically connected to the first switch unit of the S stage register; an (S+A) stage register comprising a first switch unit of the (S+A) stage register, a second switch unit of the (S+A) stage register, a third switch unit of the (S+A) stage register and a fourth switch unit of the (S+A) stage register, wherein the third switch unit of the (S+A) stage register is electrically connected to the first connect line and the fourth switch unit of the (S+A) stage register to receive the S stage control signal, so that the (S+A) stage register performs voltage regulation, both S and A are positive integers; and a second connect line electrically connected to a control terminal of the second switch unit of the S stage register and a control terminal of the fourth switch unit of the (S+A) stage register. 2. The driving circuit of claim 1 , wherein the first voltage regulator circuit of the S stage register further comprises a third switch unit of the S stage register and a fourth switch unit of the S stage register, the third switch unit of the S stage register and the fourth switch unit of the S stage register are electrically connected through a third connect line to receive an (S−B) stage control signal, so that the S stage register performs voltage regulation. 3. The driving circuit of claim 2 , wherein the third switch unit of the S stage register and the fourth switch unit of the S stage register are arranged between the first switch unit of the S stage register and the second switch unit of the S stage register. 4. The driving circuit of claim 3 , wherein the S stage register further comprises: a second voltage regulator circuit of the S stage register comprising a fifth switch unit of the S stage register, a sixth switch unit of the S stage register, a seventh switch unit of the S stage register and a eighth switch unit of the S stage register, wherein the fifth switch unit of the S stage register is electrically connected to the first connect line, the sixth switch unit of the S stage register is electrically connected to the second connect line, and the seventh switch unit of the S stage register and the eighth switch unit of the S stage register are electrically connected through the third connect line. 5. The driving circuit of claim 4 , wherein positions of the fifth switch unit of the S stage register, the sixth switch unit of the S stage register, the seventh switch unit of the S stage register and the eighth switch unit of the S stage register are centered on the third connect line, and are symmetrical with the positions of the first switch unit of the S stage register, the second switch unit of the S stage register, the third switch unit of the S stage register and the fourth switch unit of the S stage register. 6. The driving circuit of claim 1 , wherein the (S+A) stage register further comprises: a first voltage regulator circuit of the (S+A) stage register configured to receive an (S+A) stage control signal through the first switch unit of the (S+A) stage register and the second switch unit of the (S+A) stage register to perform voltage regulation and output an (S+A) stage scan signal. 7. The driving circuit of claim 6 , wherein the (S+A) stage register further comprises: a second voltage regulator circuit of the (S+A) stage register comprising a fifth switch unit of the (S+A) stage register, a sixth switch unit of the (S+A) stage register, a seventh switch unit of the (S+A) stage register and an eighth switch unit of the (S+A) stage register, wherein the fifth switch unit of the (S+A) stage register and the sixth switch unit of the (S+A) stage register are configured to receive the (S+A) stage control signal, and the seventh switch unit of the (S+A) stage register and the eighth switch unit of the (S+A) stage register are electrically connected through a fourth connect line. 8. The driving circuit of claim 7 , wherein positions of the fifth switch unit of the (S+A) stage register, the sixth switch unit of the (S+A) stage register, the seventh switch unit of the (S+A) stage register and the eighth switch unit of the (S+A) stage register are centered on the fourth connect line, and are symmetrical with the positions of the first switch unit of the (S+A) stage register, the second switch unit of the (S+A) stage register, the third switch unit of the (S+A) stage register and the fourth switch unit of the (S+A) stage register. 9. The driving circuit of claim 1 , wherein the first connect line and the second connect line are arranged along a first direction, and the S stage register and the (S+A) stage register are arranged along the first direction. 10. The driving circuit of claim 1 , wherein the first switch unit of the S stage register and the second switch unit of the S stage register are arranged on a first side of a substrate, and the first connect line and the second connect line are arranged on a second side of the substrate.
Details of a shift registers arranged for use in a driving circuit · CPC title
for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix {no fixed position being assigned to or needed to be assigned to the individual characters or partial characters} · CPC title
Integration of the drivers onto the display substrate · CPC title
Details of drivers for scan electrodes, other than drivers for liquid crystal, plasma or OLED displays · CPC title
Layout of electrodes and connections · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.