Reference voltage control in a switch mode power supply

US11245332B1 · US · B1

Patent metadata
FieldValue
Publication numberUS-11245332-B1
Application numberUS-202016785155-A
CountryUS
Kind codeB1
Filing dateFeb 7, 2020
Priority dateFeb 8, 2019
Publication dateFeb 8, 2022
Grant dateFeb 8, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

One or more embodiments relate to a reference voltage control circuit for a buck-boost converter. According to certain aspects, embodiments can increase or decrease the reference voltage for an error amplifier for controlling a pulse width modulation (PWM) signal when there is a change in the mode of operation. In these and other embodiments, the reference voltage control circuit is configured to modify the reference voltage by increasing or decreasing the reference voltage when there is a change in the mode of operation, so as to reduce overshoot or undershoot disturbances in the regulated output voltage during such transitions.

First claim

Opening claim text (preview).

What is claimed is: 1. A controller for a power converter coupled to receive an input voltage and an input current, and coupled to provide an output voltage and an output current to a load, the power converter comprising an inductor and a plurality of transistors coupled to the inductor, the controller being configured to: operate a power converter by a PWM signal in a boost mode if an output voltage of the power converter is higher than an input voltage of the power converter; operate the power converter by the PWM signal in a buck mode when the output voltage is lower than the input voltage; operate the power converter by the PWM signal in a buck-boost mode when the output voltage is substantially equal to the input voltage; change, by the converter, a mode of the power converter between the boost mode, the buck mode, and the buck-boost mode; generate an error voltage equal to a difference between a reference voltage and a sensed parameter, when the mode change signal is inactive; control the PWM signal by the error voltage, when the converter is operating in the buck mode, the boost mode, and buck-boost mode; generate a modified error voltage equal to a difference between a modified reference voltage and the sensed parameter, when the mode change signal is active on an active edge of the PWM signal; control the PWM signal by the modified error voltage, when the converter changes the mode to avoid any overshoot or undershoot of the output voltage; and reduce the modified reference voltage stepwise on each successive active edge of the PWM signal until the modified reference voltage is substantially equal to the reference voltage. 2. The controller according to claim 1 comprising: a mode detection circuit coupled to compare the input voltage and the output voltage and generate a mode signal and a mode change signal, a voltage reference configured to generate the reference voltage, a reference voltage modifier circuit coupled to provide either the reference voltage or a modified reference voltage, an error amplifier coupled to generate the error voltage, or the modified error voltage, and a PWM signal generator coupled to generate the PWM signal controlled by the error voltage or the modified error voltage. 3. The controller according to claim 2 , wherein the mode detection circuit is configured to indicate the mode of the converter via the mode signal, wherein the mode detection circuit is further configured to detect a mode change of the converter when the converter changes the mode and make the mode change signal active if a mode change is detected and make the mode change signal inactive if a mode change is not detected. 4. The controller according to claim 3 , wherein the reference voltage modifier circuit is configured to provide the reference voltage to the error amplifier when the mode change signal is inactive to generate the error voltage, and wherein the reference voltage modifier circuit is configured to modify the reference voltage to the modified reference voltage and provide the modified reference voltage to the error amplifier when the mode change signal is active on the active edge of the PWM signal to generate the modified error voltage. 5. The controller according to claim 1 wherein: the modified reference voltage is higher than the reference voltage. 6. The controller according to claim 1 wherein: the modified reference voltage is substantially equal to the reference voltage. 7. The controller according to claim 1 wherein: the sensed parameter is the output voltage sensed via an output voltage sense circuit. 8. The controller according to claim 1 wherein: the sensed parameter is the output current sensed via an output current sense circuit. 9. The controller according to claim 1 wherein: the sensed parameter is the input voltage sensed via an input voltage sense circuit. 10. The controller according to claim 1 wherein: the sensed parameter is the input current sensed via an input current sense circuit. 11. A method for avoiding or limiting overshoot or undershoot of an output voltage of a power converter by a controller, the method comprising: operating a power converter by a PWM signal in a boost mode if an output voltage of the power converter is higher than an input voltage of the power converter; operating the power converter by the PWM signal in a buck mode when the output voltage is lower than the input voltage; operating a power converter by the PWM signal in a buck-boost mode when the output voltage is substantially equal to the input voltage, voltage; changing, by the converter, a mode of the power converter between the boost mode, the buck mode, and the buck-boost mode; generating an error voltage equal to a difference between a reference voltage and a sensed parameter, when the mode change signal is inactive; controlling the PWM signal by the error voltage, when the converter is operating in the buck mode, the boost mode, and buck-boost mode; generating a modified error voltage equal to a difference between a modified reference voltage and the sensed parameter, when the mode change signal is active on an active edge of the PWM signal; controlling the PWM signal by the modified error voltage, when the converter changes the mode to avoid any overshoot or undershoot of the output voltage; and reducing the modified reference voltage stepwise on each successive active edge of the PWM signal until the modified reference voltage is substantially equal to the reference voltage. 12. The method according to claim 1 wherein the controller comprises: a mode detection circuit coupled to compare the input voltage and the output voltage and generate a mode signal and a mode change signal, a voltage reference configured to generate the reference voltage, a reference voltage modifier circuit coupled to provide either the reference voltage or a modified reference voltage, an error amplifier coupled to generate the error voltage, or the modified error voltage, and a PWM signal generator coupled to generate the PWM signal controlled by the error voltage or the modified error voltage. 13. The method according to claim 12 , further comprising: indicating by the mode detection circuit the mode of the converter via the mode signal, and further detecting by the mode detection circuit a mode change of the converter when the converter changes the mode; making the mode change signal active if a mode change is detected; and making the mode change signal inactive if a mode change is not detected. 14. The method according to claim 13 further comprising, providing by the reference voltage modifier circuit, the reference voltage to the error amplifier when the mode change signal is inactive to generate the error voltage, providing by the reference voltage modifier circuit the modified reference voltage to the error amplifier when the mode change signal is active on the active edge of the PWM signal to generate the modified error voltage. 15. The method according to claim 11 wherein: the modified reference voltage is higher than the reference voltage. 16. The method according to claim 11 wherein: the modified reference voltage is substantially equal to the reference voltage. 17. The method according to claim 11 wherein: the sensed parameter is the output voltage sensed via an output voltage sense circuit. 18. The method according to claim 11 wherein: the sensed parameter is the output current sensed via an output current sense circuit. 19. The cont

Assignees

Inventors

Classifications

  • Details of control, feedback or regulation circuits · CPC title

  • Means for protecting converters other than automatic disconnection · CPC title

  • H02M3/1582Primary

    Buck-boost converters (H02M3/1584 takes precedence) · CPC title

  • Arrangements for modifying reference values, feedback values or error values in the control loop of a converter · CPC title

  • for the simultaneous control of series or parallel connected semiconductor devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11245332B1 cover?
One or more embodiments relate to a reference voltage control circuit for a buck-boost converter. According to certain aspects, embodiments can increase or decrease the reference voltage for an error amplifier for controlling a pulse width modulation (PWM) signal when there is a change in the mode of operation. In these and other embodiments, the reference voltage control circuit is configured …
Who is the assignee on this patent?
Renesas Electronics America Inc
What technology area does this patent fall under?
Primary CPC classification H02M3/1582. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Feb 08 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B1). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 11 related publications on this page (citations in our corpus or others sharing the same primary CPC).