Data detection mitigation in printed circuit boards

US11244079B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11244079-B2
Application numberUS-201916574822-A
CountryUS
Kind codeB2
Filing dateSep 18, 2019
Priority dateSep 18, 2019
Publication dateFeb 8, 2022
Grant dateFeb 8, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a method for masking a sensitive signal by injecting noise into planes of a printed circuit board (PCB). The method comprises detecting, by a secondary integrated circuit (IC), a noise signal on a shared plane of a PCB that includes the secondary IC. The noise signal may be analyzed to determine the characteristics of the noise signal. A masking signal may be generated based on the characteristics. The masking signal may then be injected onto the shared plane.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: detecting, by a secondary integrated circuit (IC), a noise signal on a shared plane of a printed circuit board (PCB) that includes the secondary IC; analyzing the noise signal to determine characteristics of the noise signal; generating a masking signal based on the characteristics; and injecting the masking signal onto the shared plane. 2. The method of claim 1 , wherein analyzing the noise signal includes: converting the noise signal into a digital signal; and performing a Fourier transform on the digital signal to decompose the noise signal into its constituent components. 3. The method of claim 1 , wherein the characteristics of the noise signal include a frequency of the noise signal, one or more amplitudes of the noise signal, and a rise and fall time of the noise signal. 4. The method of claim 3 , wherein generating the masking signal comprises: generating a random bit pattern; and generating a digital masking signal that encodes the random bit pattern, wherein the digital masking signal has a similar frequency, amplitude, and rise and fall time as the noise signal. 5. The method of claim 4 , wherein generating the masking signal further comprises: converting the digital masking signal into an analog signal using a digital to analog converter. 6. The method of claim 1 , wherein the shared plane is selected from the group consisting of a power plane and a ground plane. 7. The method of claim 1 , wherein: the PCB includes two or more shared planes, the detecting the noise signal on the shared plane includes detecting a first noise signal on a first shared plane and a second noise signal on a second shared plane, the first and second noise signals being different, the analyzing the noise signal includes determining a first set of characteristics of the first noise signal and a second set of characteristics of the second noise signal, generating the masking signal based on the characteristics includes generating a first masking signal based on the first set of characteristics and generating a second masking signal based onto the second set of characteristics, and injecting the masking signal onto the shared plane includes injecting the first masking signal on the first shared plane and injecting the second masking signal onto the second shared plane. 8. A system comprising: a printed circuit board (PCB) having one or more shared planes; a first integrated circuit (IC) embedded on the PCB and electrically coupled to the one or more shared planes, the first IC being configured to process sensitive data; and a second IC embedded on the PCB and electrically coupled to the one or more shared planes, wherein the second IC is configured to perform a method comprising: detecting a first noise signal, generated by the first IC, on a first shared plane of the one or more shared planes; analyzing the first noise signal to determine characteristics of the first noise signal; generating a first masking signal based on the characteristics of the first noise signal; and injecting the first masking signal onto the first shared plane. 9. The system of claim 8 , wherein the second IC includes an analog to digital converter (ADC) and a digital signal processor (DSP), and wherein analyzing the first noise signal includes: converting the first noise signal into a digital signal using the ADC; and performing, by the DSP, a Fourier transform on the digital signal to decompose the first noise signal into its constituent components. 10. The system of claim 8 , wherein the characteristics of the first noise signal include a frequency of the first noise signal, one or more amplitudes of the first noise signal, and a rise and fall time of the first noise signal. 11. The system of claim 10 , wherein generating the first masking signal comprises: generating a random bit pattern; and generating a digital masking signal that encodes the random bit pattern, wherein the digital masking signal has a similar frequency, amplitude, and rise and fall time as the first noise signal. 12. The system of claim 11 , wherein the second IC includes a digital to analog converter (DAC), and wherein generating the first masking signal further comprises: converting, using the DAC, the digital masking signal into an analog signal. 13. The system of claim 8 , wherein the first shared plane is selected from the group consisting of a power plane and a ground plane. 14. The system of claim 8 , wherein the one or more shared planes further includes a second shared plane, and wherein the method further comprises: detecting a second noise signal on the second shared plane, the second noise signal being different than the first noise signal; analyzing the second noise signal to determine a set of characteristics of the second noise signal, generating a second masking signal based onto the set of characteristics of the second noise signal, and injecting the second masking signal onto the second shared plane. 15. A computer program product comprising a computer readable storage medium having program instructions embodied therewith, the program instructions executable by processor to cause the processor to perform a method comprising: detecting a noise signal on a shared plane of a printed circuit board (PCB) that includes a first IC and a secondary IC; analyzing the noise signal to determine characteristics of the noise signal; generating a masking signal based on the characteristics; and injecting the masking signal onto the shared plane. 16. The computer program product of claim 15 , wherein analyzing the noise signal includes: converting the noise signal into a digital signal; and performing a Fourier transform on the digital signal to decompose the noise signal into its constituent components. 17. The computer program product of claim 15 , wherein the characteristics of the noise signal include a frequency of the noise signal, one or more amplitudes of the noise signal, and a rise and fall time of the noise signal. 18. The computer program product of claim 17 , wherein generating the masking signal comprises: generating a random bit pattern; and generating a digital masking signal that encodes the random bit pattern, wherein the digital masking signal has a similar frequency, amplitude, and rise and fall time as the noise signal. 19. The computer program product of claim 18 , wherein generating the masking signal further comprises: converting the digital masking signal into an analog signal using a digital to analog converter. 20. The computer program product of claim 15 , wherein: the PCB includes two or more shared planes, the detecting the noise signal on the shared plane includes detecting a first noise signal on a first shared plane and a second noise signal on a second shared plane, the first and second noise signals being different, the analyzing the noise signal includes determining a first set of characteristics of the first noise signal and a second set of characteristics of the second noise signal, generating the masking signal based on the characteristics includes generating a first masking signal based on the first set of characteristics and generating a second masking signal based onto the second set of characteristics, and injecting the masking signal onto the shared plane includes injecting the first masking signal on the first shared plane and injecting the second masking signal onto the second shared plane.

Assignees

Inventors

Classifications

  • Dummy component, dummy PCB or template, e.g. for monitoring, controlling of processes, comparing, scanning · CPC title

  • Reduction of cross-talk, noise or electromagnetic interference (grounding H05K1/0215) · CPC title

  • G06F21/755Primary

    with measures against power attack · CPC title

  • Pseudorandom key sequence combined element-for-element with data sequence, e.g. one-time-pad [OTP] or Vernam's cipher · CPC title

  • Security details, e.g. tampering prevention or detection · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11244079B2 cover?
Provided is a method for masking a sensitive signal by injecting noise into planes of a printed circuit board (PCB). The method comprises detecting, by a secondary integrated circuit (IC), a noise signal on a shared plane of a PCB that includes the secondary IC. The noise signal may be analyzed to determine the characteristics of the noise signal. A masking signal may be generated based on the …
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F21/755. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 08 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).