Cache transfer time mitigation

US11243887B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11243887-B2
Application numberUS-202016802121-A
CountryUS
Kind codeB2
Filing dateFeb 26, 2020
Priority dateSep 29, 2017
Publication dateFeb 8, 2022
Grant dateFeb 8, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

In accordance with one implementation, a method for mitigating cache transfer time entails reading data into memory from at least two consecutive elliptical data tracks in a main store region of data storage and writing the data read from the at least two consecutive elliptical data tracks to a spiral data track within a cache storage region.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: determining a linear storage density capability of each of a plurality of transducer heads; identifying a subset of the transducer heads for which the determined linear storage density capability satisfies a predetermined threshold; and assembling a storage device to include the identified subset of the transducer heads, the storage device having a storage media with a cache region that is read/write accessible by a select transducer head having a highest linear storage density capability of the identified subset. 2. The method of claim 1 , further comprising: selecting a physical location for the cache region prior to assembling the storage device, wherein assembling the storage device further comprises: assembling the storage device with the select transducer head of the identified subset positioned to access the selected physical location. 3. The method of claim 1 , further comprising: after assembling the storage device, identifying a storage area accessible by the select transducer head in the identified subset; and selectively defining the cache region within the identified storage area. 4. The method of claim 1 , further comprising: defining multiple cache storage areas, each of the multiple cache storage areas located within a storage region accessible by an associated transducer head of the identified subset. 5. The method of claim 1 , further comprising: selectively defining the cache region in an outer diameter region of the storage media. 6. The method of claim 1 , wherein determining the linear storage density capability of each of the plurality of transducer heads further comprises: testing a linear storage density capability of each of the plurality of transducer heads with respect to multiple different discrete regions of the storage media; and defining the cache region within a select one of the multiple different discrete regions in which a highest linear storage density capability is observed. 7. The method of claim 1 , wherein determining the linear storage density capability of each of the plurality of transducer heads further comprises: after assembling the storage device, testing a linear storage density capability of each respective transducer head of the plurality of transducer heads within a corresponding outer diameter region of a plurality of outer diameter regions on different disk surfaces; and defining the cache region within a select one of the outer diameter regions in which a highest linear storage density capability is observed. 8. A storage device comprising: a plurality of transducer heads each having a predetermined linear storage density capability, the plurality of transducer heads including an identified subset of transducer heads for which the predetermined linear storage density capability exceeds a defined threshold; and a cache region that is read/write accessible by a select transducer head of the identified subset, the select transducer head having a highest linear storage density capability of the plurality of transducer heads. 9. The storage device of claim 8 , wherein the cache region is an outer diameter region of a storage media. 10. The storage device of claim 9 , further comprising: multiple cache storage regions, each of the multiple cache storage regions located within a different discrete storage region accessible by an associated different transducer head of the identified subset. 11. The storage device of claim 10 , wherein the multiple cache storage regions are each located in an outer diameter region of a different surface of a storage media. 12. The storage of claim 8 , wherein the select transducer head demonstrates a higher linear storage density capability when accessing the cache region than when accessing other regions of a same surface of a storage media. 13. A method comprising: determining a linear storage density capability of each of a plurality of transducer heads; identifying a subset of the transducer heads for which the determined linear storage density capability satisfies a predetermined threshold; assembling a storage device, the storage device having a storage media with multiple discrete cache regions, each of the multiple discrete cache regions being read/write accessible by a different transducer head of the identified subset. 14. The method of claim 13 , further comprising: after assembling the storage device, testing a linear density storage capability of each of the transducer heads of the identified subset within multiple discrete regions of the storage media; and defining the multiple discrete cache regions to coincide with the discrete regions for which a highest linear density storage capability is observed. 15. The method of claim 14 , wherein the multiple discrete cache regions are each located in an outer diameter region of a different surface of the storage media. 16. The method of claim 14 , wherein each of the multiple discrete cache regions is located on a different surface of the storage media. 17. The method of claim 14 , further comprising: prior to assembling the storage device, selecting a physical location for each of the multiple discrete cache regions, wherein assembling the storage device further comprises assembling the storage device with the transducer heads of the identified subset each positioned to access a different one of the multiple discrete cache regions. 18. The method of claim 13 , wherein determining the linear storage density capability of each of the plurality of transducer heads further comprises: determining the linear storage density capability of each of a plurality of transducer heads prior to assembling the storage device.

Assignees

Inventors

Classifications

  • G06F3/061Primary

    Improving I/O performance · CPC title

  • Magnetic disk device · CPC title

  • Allocation or management of cache space · CPC title

  • Latency reduction · CPC title

  • for peripheral storage systems, e.g. disk cache · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11243887B2 cover?
In accordance with one implementation, a method for mitigating cache transfer time entails reading data into memory from at least two consecutive elliptical data tracks in a main store region of data storage and writing the data read from the at least two consecutive elliptical data tracks to a spiral data track within a cache storage region.
Who is the assignee on this patent?
Seagate Technology Llc
What technology area does this patent fall under?
Primary CPC classification G06F3/061. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 08 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).