Thin film transistor and fabrication method thereof, array substrate and display device

US11233155B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11233155-B2
Application numberUS-201716067366-A
CountryUS
Kind codeB2
Filing dateNov 29, 2017
Priority dateMay 4, 2017
Publication dateJan 25, 2022
Grant dateJan 25, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A fabrication method of a thin film transistor is provided. The fabrication method includes: forming a gate electrode, an active layer, a drain electrode and a source electrode on the base substrate, in which the active layer includes a channel region and a second portion on both sides of the channel region, and at least a portion of the channel region is overlapped with the gate electrode; and performing a laser annealing process on a side of the base substrate by using a laser, in which the channel region is shielded without being irradiated by the laser, a resistivity of the second portion of the active layer is lower than a resistivity of the channel region, and the second portion of the active layer is connected with the source electrode and the drain electrode. A thin film transistor, an array substrate and a display device are further provided.

First claim

Opening claim text (preview).

What is claimed is: 1. A fabrication method of a thin film transistor, comprising: providing a base substrate; forming a gate electrode, an active layer, a source electrode, and a drain electrode on the base substrate, wherein the active layer comprises a channel region and a second portion on both sides of the channel region, and at least a portion of the channel region is overlapped with the gate electrode; performing a laser annealing process on a side of the base substrate by using a laser, wherein the channel region is shielded and not irradiated by the laser, and a resistivity of the second portion of the active layer is lower than a resistivity of the channel region because of the laser annealing process, wherein the second portion of the active layer is connected with the source electrode and the drain electrode; and forming an insulating layer on the source electrode and the drain electrode, wherein the laser annealing process is performed after the insulating layer is formed on the source electrode and the drain electrode. 2. The fabrication method of the thin film transistor according to claim 1 , wherein the thin film transistor is a bottom-gate type thin film transistor, and the laser annealing process is performed on a side of the base substrate which is not provided with the active layer by using the gate electrode as a mask. 3. The fabrication method of the thin film transistor according to claim 1 , wherein the thin film transistor is a bottom-gate type thin film transistor, and the fabrication method further comprises: forming a shielding layer that is overlapped with at least a portion of the channel region on a side of the active layer facing away from the base substrate, wherein the performing the laser annealing process comprises performing the laser annealing process on a side of the base substrate provided with the active layer by using the shielding layer as a mask. 4. The fabrication method of the thin film transistor according to claim 1 , wherein the thin film transistor is a top-gate type thin film transistor, and the laser annealing process is performed on a side of the base substrate provided with the active layer by using the gate electrode as a mask. 5. The fabrication method of the thin film transistor according to claim 1 , wherein the thin film transistor is a top-gate type thin film transistor, and the fabrication method further comprises: forming a shielding layer that is overlapped with at least a portion of the channel region on a side of the active layer facing the base substrate, wherein the performing the laser annealing process comprises performing the laser annealing process on a side of the base substrate which is not provided with the active layer by using the shielding layer as a mask. 6. The fabrication method of the thin film transistor according to claim 1 , further comprising: forming an etching stop layer on the active layer before forming the source electrode and the drain electrode. 7. The fabrication method of the thin film transistor according to claim 1 , wherein the laser annealing process is an excimer laser annealing process or a continuous oscillation laser annealing process. 8. The fabrication method of the thin film transistor according to claim 1 , wherein an energy of the laser is from 100 mj/cm 2 to 300 mj/cm 2 during the performing the laser annealing process.

Assignees

Inventors

Classifications

  • with electromagnetic radiation, e.g. laser annealing (laser cutting H10P54/20) · CPC title

  • having light shields · CPC title

  • characterised by the properties of the source or drain regions, e.g. compositions or sectional shapes · CPC title

  • of thin-film transistors [TFT] · CPC title

  • Oxide semiconductors, e.g. zinc oxide, copper aluminium oxide or cadmium stannate · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11233155B2 cover?
A fabrication method of a thin film transistor is provided. The fabrication method includes: forming a gate electrode, an active layer, a drain electrode and a source electrode on the base substrate, in which the active layer includes a channel region and a second portion on both sides of the channel region, and at least a portion of the channel region is overlapped with the gate electrode; and…
Who is the assignee on this patent?
Boe Technology Group Co Ltd, Hefei Xinsheng Optoelectronics Technology Co Ltd
What technology area does this patent fall under?
Primary CPC classification H10D30/6755. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 25 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).