Noble gas bombardment to reduce scallops in bosch etching
US-9224615-B2 · Dec 29, 2015 · US
US11223014B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11223014-B2 |
| Application number | US-201916446746-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 20, 2019 |
| Priority date | Feb 25, 2014 |
| Publication date | Jan 11, 2022 |
| Grant date | Jan 11, 2022 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A semiconductor device including stacked structures. The stacked structures include at least two chalcogenide materials or alternating dielectric materials and conductive materials. A liner including alucone is formed on sidewalls of the stacked structures. Methods of forming the semiconductor device are also disclosed.
Opening claim text (preview).
What is claimed is: 1. A semiconductor device, comprising: stack structures overlying a material; and a liner on sidewalls of the stack structures, the liner comprising: a first portion comprising aluminum oxide in contact with the sidewalls of the stack structures; and a second portion comprising alucone contacting the first portion, the second portion further comprising at least one of silicon atoms or nitrogen atoms. 2. The semiconductor device of claim 1 , wherein the liner comprises a gradient of alucone and aluminum oxide. 3. The semiconductor device of claim 1 , wherein the second portion comprises from about 10 atomic percent to about 20 atomic percent silicon. 4. The semiconductor device of claim 1 , wherein the liner comprises a ratio of aluminum oxide to alucone of from about 1:1 to about 1:10. 5. The semiconductor device of claim 1 , wherein the stack structures comprise an electrode and a switching material adjacent the electrode. 6. The semiconductor device of claim 1 , wherein the liner further comprises a third portion between the first portion and the second portion, the third portion comprising a greater amount of alucone than the first portion. 7. The semiconductor device of claim 1 , wherein the stack structures comprise an electrode between a switching material and a phase change material. 8. The semiconductor device of claim 1 , wherein the liner has a thickness ranging from about 5 Å to about 30 Å. 9. The semiconductor device of claim 1 , wherein the stack structures comprise alternating conductive materials and dielectric materials. 10. A semiconductor device, comprising: a base material; 3D-NAND memory structures comprising stack structures vertically overlying the base material, each stack structure comprising alternating dielectric materials and conductive materials, the alternating dielectric materials vertically spaced from each other by the conductive materials; and a liner comprising alucone on sidewalls of the stack structures, the liner comprising a gradient of aluminum oxide and alucone, a concentration of alucone increasing from about zero percent at the sidewalls of each stack structure to about one-hundred percent at an outer surface of the liner distal from the sidewalls of the respective stack structure. 11. The semiconductor device of claim 10 , wherein the stack structures comprises a control gate material. 12. The semiconductor device of claim 10 , wherein the liner has a thickness between about 5 Å and about 30 Å. 13. The semiconductor device of claim 10 , wherein the alternating dielectric materials comprise silicon dioxide. 14. The semiconductor device of claim 10 , wherein the alternating conductive materials comprise tungsten. 15. The semiconductor device of claim 10 , wherein the liner further comprises from about 10 atomic percent to about 20 atomic percent of at least one of silicon and nitrogen. 16. A method of forming a semiconductor device, the method comprising: forming stack structures overlying a base material; and forming a liner on sidewalls of the stack structures, forming the liner comprising: forming a first portion comprising aluminum oxide in contact with the sidewalls of the stack structures; and forming a second portion comprising alucone contacting the first portion, the second portion further comprising at least one of silicon atoms and nitrogen atoms. 17. The method of claim 16 , wherein forming a second portion comprising alucone contacting the first portion comprises forming the second portion to exhibit a gradient of alucone and aluminum oxide. 18. The method of claim 16 , wherein forming stack structures overlying a base material comprises forming stack structures comprising alternating dielectric materials and conductive materials overlying the base material.
characterised by the processes involved to create the masks · CPC title
the material containing aluminium, e.g. Al2O3 · CPC title
by forming intermediate materials, e.g. capping layers or diffusion barriers · CPC title
deposition by cyclic CVD, e.g. ALD, ALE or pulsed CVD · CPC title
carbon-based polymeric organic materials, e.g. polyimides, poly cyclobutene or PVC · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.