Hybrid wafer dicing approach using a split beam laser scribing process and plasma etch process

US11217536B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11217536-B2
Application numberUS-201815945966-A
CountryUS
Kind codeB2
Filing dateApr 5, 2018
Priority dateMar 3, 2016
Publication dateJan 4, 2022
Grant dateJan 4, 2022

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The mask is then patterned with a split laser beam laser scribing process, such as a split shaped laser beam laser scribing process, to provide a patterned mask with gaps, exposing regions of the semiconductor wafer between the integrated circuits. The semiconductor wafer is then plasma etched through the gaps in the patterned mask to singulate the integrated circuits.

First claim

Opening claim text (preview).

What is claimed is: 1. A system for dicing a semiconductor wafer comprising a plurality of integrated circuits, the system comprising: a laser scribe apparatus comprising a laser assembly configured to provide a split shaped laser beam, wherein the split shaped laser beam laser scribing comprises a one-to-two split beam running at approximately 800 kHz with an approximately 6 μj pulse energy per split beam and an approximately 800 mm/sec stage speed; and a plasma etch chamber coupled to the laser scribe apparatus. 2. The system of claim 1 , wherein the laser assembly is configured to provide the split shaped laser beam as a symmetrically split laser beam. 3. The system of claim 2 , wherein the laser beam is a femto-second based laser beam. 4. The system of claim 1 , wherein the laser assembly is configured to provide the split shaped laser beam as an asymmetrically split laser beam. 5. The system of claim 4 , wherein the laser beam is a femto-second based laser beam. 6. The system of claim 1 , wherein the laser assembly is configured to provide the split shaped laser beam as a line shaped flat top beam profile. 7. The system of claim 1 , wherein the plasma etch chamber is configured for performing a deep silicon etch process, the system further comprising: a second plasma etch chamber coupled with the factory interface, the second plasma etch chamber configured for performing a plasma-based cleaning process.

Assignees

Inventors

Classifications

  • H10P54/00Primary

    Cutting or separating of wafers, substrates or parts of devices · CPC title

  • Located in scribe lines · CPC title

  • H10W46/00Primary

    Marks applied to devices, e.g. for alignment or identification · CPC title

  • B65D47/244Primary

    being rotated without axial translation, whilst transmitting axial motion to an internal valve stem or valve seat · CPC title

  • using ultrashort pulses, i.e. pulses of 1 ns or less · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11217536B2 cover?
Methods of dicing semiconductor wafers, each wafer having a plurality of integrated circuits, are described. In an example, a method of dicing a semiconductor wafer having a plurality of integrated circuits involves forming a mask above the semiconductor wafer, the mask composed of a layer covering and protecting the integrated circuits. The mask is then patterned with a split laser beam laser …
Who is the assignee on this patent?
Applied Materials Inc
What technology area does this patent fall under?
Primary CPC classification H10P54/00. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jan 04 2022 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).