Highspeed data interface for distributed system motor controllers

US11199585B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11199585-B2
Application numberUS-201916365221-A
CountryUS
Kind codeB2
Filing dateMar 26, 2019
Priority dateMar 26, 2019
Publication dateDec 14, 2021
Grant dateDec 14, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Diagnosing whether controllers of internal vehicle systems are the source of failures detected by a system control managing a vehicle such as a spacecraft. Highspeed data is received via at a field programmable gate array (FPGA) embedded in an assembly of the vehicle. The FPGA includes a controller and a digital diagnostic interface. In one embodiment, the diagnostic interface utilizes Very Highspeed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) for performance modeling of a controller configured to control at least one internal system within the vehicle. The VHDL performance models the controller. Upon receiving an indication of a failure, the performance modeling of the controller is used to ascertain whether or not the controller is the source of the failure. Disassembly of the assembly housing the internal system is not required in order to ascertain whether or not the controller is the source of the failure.

First claim

Opening claim text (preview).

What is claimed is: 1. A method for diagnosing a failure detected by a system control managing a vehicle, the method comprising: receiving highspeed data at a field programmable gate array (FPGA) embedded in an assembly of the vehicle, the FPGA comprising a controller and a digital diagnostic interface, the digital diagnostic interface configured for utilizing hardware description programming language for performance modeling of the controller, wherein the controller is configured to control at least one internal system of a plurality of internal systems within the vehicle, and wherein receiving highspeed data comprises receiving high speed data at a rate that exceeds a data rate of the system control of the vehicle; modeling performance of the controller via the hardware description programming language while the controller drives functioning of the at least one internal system; receiving at the FPGA an indication of a failure from the system control of the vehicle; and utilizing the performance modeling of the controller to ascertain whether or not the controller is a source of the failure. 2. The method of claim 1 wherein receiving highspeed data further comprises receiving real-time data. 3. The method of claim 1 further comprising ascertaining from the performance modeling of the controller that the controller is not the source of the failure. 4. The method of claim 3 further comprising preventing disassembly of the assembly in order to ascertain from the performance modeling of the controller whether or not the controller is the source of the failure. 5. The method of claim 1 further comprising the controller controlling a motor of the at least one internal system within the assembly of the vehicle. 6. The method of claim 1 further comprising the diagnostic interface providing to the system control identification of the controller and access to the highspeed data from the controller. 7. The method of claim 1 wherein the at least one internal system of the assembly of the vehicle is a life support system for the vehicle. 8. The method of claim 1 wherein the hardware description programming language is Very Highspeed Integrated Circuit (VHSIC) Hardware Description Language (VHDL). 9. The method of claim 1 further comprising interchanging the controller with another different controller configured to control the same at least one internal system of the vehicle. 10. The method of claim 1 wherein the vehicle is a spacecraft and the internal systems within the spacecraft are hardened against a radiation environment.

Assignees

Inventors

Classifications

  • Arrangements or adaptations of devices for control of environment or living conditions · CPC title

  • Protection against radiation · CPC title

  • where the computing system is an embedded system, i.e. a combination of hardware and software dedicated to perform a certain function in mobile devices, printers, automotive or aircraft systems (testing or monitoring of control systems or parts thereof G05B23/02) · CPC title

  • Performance evaluation by modeling · CPC title

  • Error or fault detection not based on redundancy (power supply failures G06F1/30; network fault management H04L41/06) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11199585B2 cover?
Diagnosing whether controllers of internal vehicle systems are the source of failures detected by a system control managing a vehicle such as a spacecraft. Highspeed data is received via at a field programmable gate array (FPGA) embedded in an assembly of the vehicle. The FPGA includes a controller and a digital diagnostic interface. In one embodiment, the diagnostic interface utilizes Very Hig…
Who is the assignee on this patent?
Hamilton Sundstrand Corp
What technology area does this patent fall under?
Primary CPC classification G06F11/0751. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 14 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).