Method for producing an electromigration-resistant crystalline transition-metal silicide layer, a corresponding layer sequence, and a micro heater

US11191128B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11191128-B2
Application numberUS-201716304005-A
CountryUS
Kind codeB2
Filing dateMay 24, 2017
Priority dateMay 24, 2016
Publication dateNov 30, 2021
Grant dateNov 30, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for producing an electromigration-resistant crystalline transition-metal silicide layer of a layer sequence, for example, to provide a micro heater includes, supplying a semiconductor substrate including an electrically insulating layer; physically depositing a transition metal on the electrically insulating layer; carrying out a plasma-enhanced chemical vapor deposition while forming an inert gas plasma; conveying monosilane to the inert gas plasma, with the monosilane decomposing into silicon and hydrogen and the silicon in the gaseous phase entering into a chemical reaction with the transition metal in order to form the electromigration-resistant crystalline transition-metal silicide layer.

First claim

Opening claim text (preview).

What is claimed is: 1. A method comprising: supplying a semiconductor substrate that includes an electrically insulating layer; depositing, with a physical deposition process, a transition metal onto the electrically insulating layer; carrying out a plasma-enhanced chemical vapor deposition while forming an inert gas plasma; and conveying monosilane (SiH4) to the inert gas plasma, thereby decomposing the monosilane into: (a) hydrogen; and (b) silicon in a gaseous state in which the silicon chemically reacts with the transition metal, thereby forming an electromigration-resistant crystalline transition-metal silicide layer. 2. The method of claim 1 , wherein the transition metal includes platinum. 3. The method of claim 1 , further comprising producing the inert gas plasma by igniting argon. 4. The method of claim 1 , wherein the deposition of the transition metal is carried out using DC magnetron sputtering. 5. The method of claim 1 , wherein, during the plasma-enhanced chemical vapor deposition, a chamber pressure is adjusted between 1.5 Torr and 2.5 Torr at least partly attributable to the inert gas plasma. 6. The method of claim 1 , wherein a temperature is adjusted between 700° C. and 900° C. during the plasma-enhanced chemical vapor deposition. 7. The method of claim 1 , wherein the electromigration-resistant crystalline transition-metal silicide layer is tempered at a temperature of more than 900° C. 8. The method of claim 1 , further comprising dinitrogen monoxide (N2O) to the inert gas plasma. 9. The method of claim 1 , patterning the electromigration-resistant crystalline transition-metal silicide layer into a micro heater. 10. The method of claim 9 , wherein the patterning is performed using ion-beam etching with a photolithographic mask. 11. A layered arrangement comprising: a semiconductor substrate that includes an electrically insulating layer; a transition metal on the electrically insulating layer; and an electromigration-resistant crystalline transition-metal silicide layer formed by a chemical reaction of the transition metal with gaseous silicon formed by a decomposition of monosilane (SiH4) in an inert gas plasma. 12. A sensor comprising: an electromigration-resistant crystalline transition-metal silicide layer, wherein the electromigration-resistant crystalline transition-metal silicide layer is part of a layered arrangement of the sensor, the layered arrangement including: the electromigration-resistant crystalline transition-metal silicide layer; a semiconductor substrate that includes an electrically insulating layer; and a transition metal on the electrically insulating layer. 13. The sensor of claim 12 , wherein the sensor is a gas sensor. 14. The sensor of claim 12 , wherein the sensor is a lambda sensor. 15. The sensor of claim 12 , wherein the sensor is a MEMS sensor. 16. The sensor of claim 12 , wherein the sensor is a pressure sensor. 17. The sensor of claim 12 , wherein the electromigration-resistant crystalline transition-metal silicide layer is arranged as a micro heater. 18. The sensor of claim 17 , wherein the micro heater is patterned. 19. A sensor comprising: an electromigration-resistant crystalline transition-metal silicide layer, wherein the electromigration-resistant crystalline transition-metal silicide layer is part of a layered arrangement of the sensor, the layered arrangement including: the electromigration-resistant crystalline transition-metal silicide layer; a semiconductor substrate that includes an electrically insulating layer; and transition metal on the electrically insulating layer and that chemically reacts with gaseous silicon formed by a decomposition of monosilane (SiH4) in an inert gas plasma, thereby forming the electromigration-resistant crystalline transition-metal silicide layer.

Assignees

Inventors

Classifications

  • caused by burning or catalytic oxidation of surrounding material to be tested, e.g. of gas · CPC title

  • Physical Vapour Deposition [PVD], i.e. evaporation, sputtering, ion plating or plasma assisted deposition, ion cluster beam technology · CPC title

  • H05B3/148Primary

    Silicon, e.g. silicon carbide, magnesium silicide, heating transistors or diodes · CPC title

  • Interconnects · CPC title

  • Biosensors; Chemical sensors · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11191128B2 cover?
A method for producing an electromigration-resistant crystalline transition-metal silicide layer of a layer sequence, for example, to provide a micro heater includes, supplying a semiconductor substrate including an electrically insulating layer; physically depositing a transition metal on the electrically insulating layer; carrying out a plasma-enhanced chemical vapor deposition while forming …
Who is the assignee on this patent?
Bosch Gmbh Robert
What technology area does this patent fall under?
Primary CPC classification H05B3/148. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Nov 30 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).