Forming semiconductor structures with two-dimensional materials

US11152209B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11152209-B2
Application numberUS-201916712570-A
CountryUS
Kind codeB2
Filing dateDec 12, 2019
Priority dateJun 11, 2018
Publication dateOct 19, 2021
Grant dateOct 19, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The current disclosure describes semiconductor devices, e.g., transistors, include a substrate, a semiconductor region including, at the surface, MoS2 and/or other monolayer material over the substrate, and a terminal structure at least partially over the semiconductor region, which includes a different monolayer material grown directly over the semiconductor region.

First claim

Opening claim text (preview).

The invention claimed is: 1. A semiconductor structure, comprising: a substrate; a channel region over the substrate, the channel region including a first two-dimensional material having a semiconductor property; a source/drain structure at least partially over the channel region, the source drain structure including a second two-dimensional material having a semimetal property; a gate structure over the channel region, the gate structure including a gate dielectric and a gate electrode over the gate dielectric; and a third layer of two-dimensional antimonene having a thickness equal to or smaller than 8 angstroms between the gate structure and the channel region and abutting the first two-dimensional material of the channel region. 2. The semiconductor structure of claim 1 , wherein the second two-dimensional material is antimonene. 3. The semiconductor structure of claim 2 , wherein the second two-dimensional material is β allotrope of antimonene. 4. The semiconductor structure of claim 1 , wherein the first two-dimensional material is molybdenum disulfide. 5. A structure, comprising: a substrate; a first layer of a first two-dimensional material over the substrate, the first two-dimensional material of the first layer having a semiconductor property; a second layer of two-dimensional antimonene over the first layer of the first two-dimensional material; and a third layer of two-dimensional antimonene abutting the second layer of two-dimensional antimonene. 6. The structure of claim 5 , wherein the first two-dimensional material is a transition metal dichalcogenide (TMD) material. 7. The structure of claim 6 , wherein the TMD material is molybdenum disulfide. 8. The structure of claim 5 , wherein the third layer of two-dimensional antimonene is β allotrope of antimonene. 9. The structure of claim 5 , wherein the third layer of two-dimensional antimonene is positioned beside the second layer of two-dimensional antimonene. 10. The structure of claim 5 , wherein the third layer of two-dimensional antimonene exhibits a semimetal property. 11. The structure of claim 5 , wherein the third layer of two-dimensional antimonene has a thickness that is larger than 12 angstrom. 12. The structure of claim 5 , further comprising a gate structure over the second layer of two-dimensional antimonene. 13. The structure of claim 5 , wherein the second layer of two-dimensional antimonene has a thickness that is equal to or smaller than 8 angstrom. 14. A structure, comprising: a substrate; a first layer of a first two-dimensional material over the substrate, the first layer of the first two-dimensional material having a semiconductor property; a second layer of a second two-dimensional material over the first layer of the first two-dimensional material, the second layer of the second two-dimensional material having a semimetal property; and a third layer of the second two-dimensional material over the first layer of the first two-dimensional material and laterally abutting the second layer of the second two-dimensional material, the third layer being thinner than the second layer. 15. The structure of claim 14 , wherein the substrate includes sapphire. 16. The structure of claim 14 , wherein the first two-dimensional material is molybdenum disulfide. 17. The structure of claim 14 , wherein the second two-dimensional material is antimonene. 18. The structure of claim 14 , further comprising a conductive contact electrode over the second layer of the second two-dimensional material. 19. The semiconductor structure of claim 1 , wherein the two-dimensional material of the third layer has a semimetal property. 20. The semiconductor structure of claim 1 , wherein the third two-dimensional material is a β allotrope of antimonene.

Assignees

Inventors

Classifications

  • being chalcogenide semiconductor materials not being oxides, e.g. ternary compounds · CPC title

  • being crystalline insulating materials · CPC title

  • Silicon, silicon germanium or germanium · CPC title

  • Silicon carbide · CPC title

  • using chemical vapour deposition [CVD] · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11152209B2 cover?
The current disclosure describes semiconductor devices, e.g., transistors, include a substrate, a semiconductor region including, at the surface, MoS2 and/or other monolayer material over the substrate, and a terminal structure at least partially over the semiconductor region, which includes a different monolayer material grown directly over the semiconductor region.
Who is the assignee on this patent?
Taiwan Semiconductor Mfg Co Ltd, Univ Nat Taiwan
What technology area does this patent fall under?
Primary CPC classification H10P14/2921. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 19 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 4 related publications on this page (citations in our corpus or others sharing the same primary CPC).