Sheet generator for image processor

US11140293B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11140293-B2
Application numberUS-202016786359-A
CountryUS
Kind codeB2
Filing dateFeb 10, 2020
Priority dateApr 23, 2015
Publication dateOct 5, 2021
Grant dateOct 5, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A sheet generator circuit is described. The sheet generator includes electronic circuitry to receive a line group of image data including multiple rows of data from a frame of image data. The multiple rows are sufficient in number to encompass multiple neighboring overlapping stencils. The electronic circuitry is to parse the line group into a smaller sized sheet. The electronic circuitry is to load the sheet into a data computation unit having a two dimensional shift array structure coupled to an array of processors.

First claim

Opening claim text (preview).

The invention claimed is: 1. A device comprising: a stencil processor comprising a two-dimensional array of processing elements and a two-dimensional register array, wherein the stencil processor is configured to use the two-dimensional array of processing elements to perform a function using a two-dimensional region of data that is larger than the area of the two-dimensional register array, wherein the stencil processor further comprises local memory that is larger than a size of the two-dimensional register array; and a sheet generator configured to load multiple different sheets overlapping respective support regions of the two-dimensional region of data into the stencil processor, each sheet being a region of data that fits within the two-dimensional register array, the loading including: loading a first sheet overlapping a first support region into the two-dimensional register array, and loading a second sheet overlapping a second support region into the local memory, wherein performing the function comprises loading, by the stencil processor, the second sheet from the local memory into a different register plane of the two-dimensional register array than the first sheet. 2. The device of claim 1 , wherein performing the function comprises moving, by the stencil processor, the first sheet from the two-dimensional register array into the local memory. 3. The device of claim 1 , wherein performing the function comprises moving the first sheet to the different register plane of the two-dimensional register array before loading the second sheet into the two-dimensional register array. 4. The device of claim 1 , wherein the two-dimensional region of data includes four support regions, and wherein the sheet generator is configured to load a third sheet overlapping a third support region and a fourth sheet overlapping a fourth support region into the local memory. 5. The device of claim 4 , wherein the second support region, the third support region, and the fourth support region are smaller than the two-dimensional register array. 6. The device of claim 1 , wherein performing the function comprises computing, from data in the first support region and the second support region, output values only for locations within the first support region. 7. The device of claim 1 , wherein the two-dimensional register array is configured to shift data in two directions. 8. The device of claim 1 , wherein the sheet generator is configured to read the first support region and the second support region from a line buffer of the device. 9. A method comprising: using a two-dimensional array of processing elements, by a stencil processor comprising the two-dimensional array of processing elements and a two-dimensional register array, to perform a function using a two-dimensional region of data that is larger than the area of the two-dimensional register array, wherein the stencil processor further comprises local memory that is larger than a size of the two-dimensional register array; and loading, by a sheet generator, multiple different sheets overlapping respective support regions of the two-dimensional region of data into the stencil processor, each sheet being a region of data that fits within the two-dimensional register array, the loading including: loading a first sheet overlapping a first support region into the two-dimensional register array, and loading a second sheet overlapping a second support region into the local memory, wherein performing the function comprises loading, by the stencil processor, the second sheet from the local memory into a different register plane of the two-dimensional register array than the first sheet. 10. The method of claim 9 , wherein performing the function comprises moving, by the stencil processor, the first sheet from the two-dimensional register array into the local memory. 11. The method of claim 9 , wherein performing the function comprises moving the first sheet to the different register plane of the two-dimensional register array before loading the second sheet into the two-dimensional register array. 12. The method of claim 9 , wherein the two-dimensional region of data includes four support regions, and wherein the sheet generator is configured to load a third sheet overlapping a third support region and a fourth sheet overlapping a fourth support region into the local memory. 13. The method of claim 9 , wherein performing the function comprises computing, from data in the first support region and the second support region, output values only for locations within the first support region. 14. The method of claim 9 , wherein the two-dimensional register array is configured to shift data in two directions. 15. The method of claim 9 , wherein the sheet generator is configured to read the first support region and the second support region from a line buffer of the device. 16. A device comprising: a stencil processor comprising a two-dimensional array of processing elements and a two-dimensional register array, wherein the stencil processor is configured to use the two-dimensional array of processing elements to perform a function using a two-dimensional region of data that is larger than the two-dimensional register array, wherein the stencil processor further comprises local memory that is larger than a size of the two-dimensional register array; a sheet generator configured to load multiple different support regions of the two-dimensional region of data into the stencil processor, including: loading a first support region into the two-dimensional register array, and loading a second support region into the local memory, wherein performing the function comprises loading, by the stencil processor, the second support region from the local memory into a different plane of the two-dimensional register array than the first support region.

Assignees

Inventors

Classifications

  • Display, printing, storage or transmission of additional information, e.g. ID code, date and time or title · CPC title

  • G06T1/60Primary

    Memory management · CPC title

  • involving image processing hardware · CPC title

  • G06T1/20Primary

    Processor architectures; Processor configuration, e.g. pipelining · CPC title

  • for printing sheets · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11140293B2 cover?
A sheet generator circuit is described. The sheet generator includes electronic circuitry to receive a line group of image data including multiple rows of data from a frame of image data. The multiple rows are sufficient in number to encompass multiple neighboring overlapping stencils. The electronic circuitry is to parse the line group into a smaller sized sheet. The electronic circuitry is to…
Who is the assignee on this patent?
Google Llc
What technology area does this patent fall under?
Primary CPC classification H04N1/32101. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 05 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 7 related publications on this page (citations in our corpus or others sharing the same primary CPC).