Universal sub slot architecture for networking modules

US11079559B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11079559-B2
Application numberUS-201916391642-A
CountryUS
Kind codeB2
Filing dateApr 23, 2019
Priority dateApr 23, 2019
Publication dateAug 3, 2021
Grant dateAug 3, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A universal sub slot module is configured to be inserted in a slot in a hardware module that is configured to be inserted in one of a chassis and rack mounted unit. The universal sub slot module includes a printed circuit board; an optics component on the printed circuit board; a data plane and a control plane on the printed circuit board and communicatively coupled to the optics components; and connectors on the printed circuit board and communicatively coupled to the data plane and the control plane, wherein the connectors are configured to connect to corresponding connectors in the one or more hardware modules.

First claim

Opening claim text (preview).

What is claimed is: 1. A network element comprising: one or more hardware modules each having one or more slots, each of the one or more hardware modules being one of a chassis-based module and a rack mounted unit; one or more universal sub slot modules each configured to be inserted in the one or more slots of the one or more hardware modules, wherein each of the one or more universal sub slot modules includes an optics component; a data plane and a control plane communicatively coupled to the optics component; connectors communicatively coupled to the data plane and the control plane and the connectors are configured to connect to corresponding connectors in the one or more hardware modules; and a filler module for each unequipped slot of the one or more slots, wherein the filler module is a passive module without a connector, wherein the one or more hardware modules each include one of i) a Hall effect Sensor to detect a presence of the filler module based on a magnet thereon and ii) a metal detector to detect a presence of the filler module based on producing an alternating current and detecting a magnetic field produced by the filler module. 2. The network element of claim 1 , wherein the each of the one or more universal sub slot modules includes a first printed circuit board supporting the optics component, the data plane, the control plane, and the connectors, and wherein the one or more hardware modules each include rails in the one or more slots that provide guidance for inserting a corresponding universal sub slot module and stabilization for the corresponding universal sub slot module once inserted. 3. The network element of claim 2 , wherein the universal sub slot module further includes a second printed circuit board adapted to connect to connectors of the hardware module, and wherein the first printed circuit board includes a reduced thickness at an interconnect between the first printed circuit board and the second printed circuit board relative to a thickness of the first printed circuit board carrying cages for small form factor pluggable interfaces. 4. The network element of claim 1 , wherein the data plane includes a plurality of lanes each supporting one of 28 Gbps and 56 Gbps such that the one or more universal sub slot modules each support between 800 Gbps and 1.6 Tbps. 5. The network element of claim 1 , wherein the one or more universal sub slot modules are each latched in a corresponding slot of the one or more slots via a latch on a faceplate of a corresponding hardware module. 6. The network element of claim 1 , wherein a universal sub slot module of the one or more universal sub slot modules has the optics component as a coherent modem. 7. The network element of claim 1 , wherein a universal sub slot module of the one or more universal sub slot modules has the optics component as 5 Quad Small Form-factor Pluggable (QSFP) interfaces. 8. The network element of claim 1 , wherein a universal sub slot module of the one or more universal sub slot modules has the optics component 12 Small Form-factor Pluggable (SFP) interfaces. 9. The network element of claim 1 , wherein at least one of the universal sub slot modules has a plurality of Small Form-factor Pluggable (SFP) interfaces, and wherein the at least one of the universal sub slot modules includes a first printed circuit board having a cage for each of the plurality of SFP interfaces and a second printed circuit board having the connectors, wherein a portion of the first printed circuit board is recessed for a fixed height connector between the first printed circuit board and the second printed circuit board. 10. A universal sub slot module configured to be inserted in a slot in a hardware module that is configured to be inserted in one of a chassis and rack mounted sem, the universal sub slot module comprising: a printed circuit board; an optics component on the printed circuit board; a data plane and a control plane on the printed circuit board and communicatively coupled to the optics component; connectors on the printed circuit board and communicatively coupled to the data plane and the control plane, wherein the connectors are configured to connect to corresponding connectors in the one or more hardware modules; and an Electrically Erasable Programmable Read-Only Memory (EEPROM) having Vital Product Date (VPD) and Runtime Product Date (RPD), wherein the EEPROM is configured to be accesible from the hardware module without powering the universal sub slot module, wherein the universal sub slot module is adapted to mate with the hardware module that is one of a chassis-based module and a rack mounted unit. 11. The universal sub slot module of claim 10 , wherein the hardware module includes rails in the slot that provides guidance for inserting the universal sub slot module and stabilization for the universal sub slot module once inserted. 12. The universal sub slot module of claim 10 , wherein the data plane includes a plurality of lanes each supporting one of 28 Gbps and 56 Gbps such that the universal sub slot module supports between 800 Gbps and 1.6 Tbps. 13. The universal sub slot module of claim 10 , wherein the universal sub slot module is latched in the slot via a latch on a faceplate of the hardware module. 14. The universal sub slot module of claim 10 , wherein the optics component is a coherent modem. 15. The universal sub slot module of claim 10 , wherein the optics component is 5 Quad Small Form-factor Pluggable (QSFP) interfaces. 16. The universal sub slot module of claim 10 , wherein the optics component is 12 Small Form-factor Pluggable (SFP) interfaces. 17. The universal sub slot module of claim 10 , wherein the universal sub slot module has a plurality of Small Form-factor Pluggable (SFP) interfaces, and wherein the printed circuit board comprises a first printed circuit board having a cage for each of the plurality of SFP interfaces and a second printed circuit board having the connectors, wherein a portion of the first printed circuit board is recessed for a fixed height connector between the first printed circuit board and the second printed circuit board. 18. A universal sub slot module configured to be inserted in a slot in a hardware module that is configured to be inserted in one of a chassis and rack mounted system, the universal sub slot module comprising: a first printed circuit board; an optics component on the first printed circuit board; a data plane and a control place on the first printed circuit board and communicatively coupled to the optics component; connectors communicatively coupled to the date pane and the control plane, wherein the connectors are configured to connect to corresponding connectors in the one or more hardware modules; and a second printed circuit board including the connectors thereon adapted to connect to the connectors of the hardware module, and wherein the first printed circuit board includes a reduced thickness at an interconnect between the first printed circuit board and the second printed circuit board relative to a thickness of the first printed circuit board carrying cages for small form factor pluggable interfaces, wherein the universal sub slot module is adapted to mate with the hardware module that is one of a chassis-based module and a rack mounted unit.

Assignees

Inventors

Classifications

  • Mounting of expansion boards · CPC title

  • using switching circuits, e.g. switching matrix, connection or expansion network (G06F13/4009 takes precedence) · CPC title

  • the light guide being disconnectable from the opto-electronic element, e.g. mutually self aligning arrangements · CPC title

  • G02B6/4246Primary

    Bidirectionally operating package structures · CPC title

  • Power distribution · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11079559B2 cover?
A universal sub slot module is configured to be inserted in a slot in a hardware module that is configured to be inserted in one of a chassis and rack mounted unit. The universal sub slot module includes a printed circuit board; an optics component on the printed circuit board; a data plane and a control plane on the printed circuit board and communicatively coupled to the optics components; an…
Who is the assignee on this patent?
Ciena Corp
What technology area does this patent fall under?
Primary CPC classification G06F13/4022. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Aug 03 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).