Redundant electric power architecture
US-2018287398-A1 · Oct 4, 2018 · US
US11067626B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11067626-B2 |
| Application number | US-202016846699-A |
| Country | US |
| Kind code | B2 |
| Filing date | Apr 13, 2020 |
| Priority date | Oct 13, 2017 |
| Publication date | Jul 20, 2021 |
| Grant date | Jul 20, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A circuit arrangement includes a microcontroller having a first analog-to-digital converter whose input is connected to the output of a first multiplexer whose output is connected to a first comparison device for comparing reference voltages, and a first serial interface circuit connected to the first comparison device. A voltage generating circuit includes a second analog-to-digital converter whose input is connected to the output of a second multiplexer whose output is connected to a number of registers, which are connected to a safety value generator and store digital values together with a respective safety value, and a second serial interface circuit connected to the registers. The first and second serial interface circuits are connected to each other for communication of the microcontroller with the voltage generating circuit, the first interface circuit being connected to a second comparison device for comparing supply voltages and/or currents with desired voltages and/or desired currents.
Opening claim text (preview).
The invention claimed is: 1. A circuit arrangement, comprising: a microcontroller comprising a first multiplexer, a first analog-to-digital converter whose input is connected to an output of the first multiplexer, the first multiplexer having a plurality of inputs, a first comparison device having an input connected to an output of the first analog-to-digital converter, the first comparison device comparing reference voltages, a second comparison device, and a first serial interface circuit connected to the first comparison device, and a voltage generating circuit comprising a second multiplexer having a plurality of inputs, a second analog-to-digital converter whose input is connected to an output of the second multiplexer having a plurality of inputs, a plurality of registers, the second multiplexer having an output connected to the registers, a safety value generator connected to the registers, the registers configured to store digital values together with a respective safety value generated by the safety value generator, and a second serial interface circuit connected to the registers, wherein the first and second serial interface circuits are connected to each other for communication of the microcontroller with the voltage generating circuit, and wherein the first interface circuit is connected to the second comparison device for comparing at least one of a plurality of supply voltages with one or more predetermined voltages, and a plurality of supply currents with one or more predetermined currents. 2. The circuit arrangement as claimed in claim 1 , wherein the voltage generating circuit is configured as an integrated circuit with output ports providing the plurality of supply voltages to inputs of the second multiplexer within the integrated circuit. 3. The circuit arrangement as claimed in claim 1 , wherein the safety value generator is configured to generate a time stamp. 4. The circuit arrangement as claimed in claim 1 , wherein the safety value generator includes a message counter. 5. The circuit arrangement as claimed in claim 1 , wherein the safety value generator is configured to generate values of a cyclic redundancy test. 6. A circuit arrangement, comprising: a microcontroller comprising a first multiplexer, a first analog-to-digital converter whose input is connected to an output of the first multiplexer, the first multiplexer having a plurality of inputs, a first comparator device having an input connected to an output of the first analog-to-digital converter, the first comparator device comparing reference voltages, a second comparator device, and a first serial interface circuit connected to the first comparator device, and a voltage generating circuit comprising a second multiplexer having a plurality of inputs, a second analog-to-digital converter whose input is connected to an output of the second multiplexer, a plurality of registers, the second multiplexer having an output connected to an input of the registers, a safety value generator connected to the registers, the registers storing digital values together with a respective safety value generated by the safety value generator, and a second serial interface circuit having an input connected to the registers, wherein the first and second serial interface circuits are connected to each other for communication of the microcontroller with the voltage generating circuit, and wherein the first interface circuit is connected to the second comparator device, the second comparator device comparing at least one of a plurality of supply voltages with one or more predetermined voltages, and a plurality of supply currents with one or more predetermined currents. 7. The circuit arrangement as claimed in claim 6 , wherein the voltage generating circuit comprises an integrated circuit with output ports providing the plurality of supply voltages to inputs of the second multiplexer within the integrated circuit. 8. The circuit arrangement as claimed in claim 6 , wherein the safety value generator generates a time stamp, the safety value comprising the time stamp. 9. The circuit arrangement as claimed in claim 6 , wherein the safety value generator includes a message counter, an output of the message counter comprising the safety value. 10. The circuit arrangement as claimed in claim 6 , wherein the safety value generator generates values of a cyclic redundancy test, the safety value comprising a value for a cyclic redundancy check.
Testing of combined analog and digital circuits {(testing ADC's H03M1/1071)} · CPC title
Details of apparatus for conversion · CPC title
Shared using a single converter or a part thereof for multiple channels, e.g. a residue amplifier for multiple stages · CPC title
Detection or location of converter hardware failure, e.g. power supply failure, open or short circuit · CPC title
Converters having special provisions for facilitating access for testing purposes · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.