Apparatus for electrochemically processing semiconductor substrates

US11066754B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11066754-B2
Application numberUS-201815876300-A
CountryUS
Kind codeB2
Filing dateJan 22, 2018
Priority dateJan 24, 2017
Publication dateJul 20, 2021
Grant dateJul 20, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

An apparatus for processing a front face of a semiconductor wafer is provided. The apparatus includes a main chamber, at least one loading port connected to the main chamber for introducing the wafer to the main chamber, at least one stack of wafer processing modules, and a transfer mechanism for transferring the wafer between the loading port and the processing modules. The at least one stack of wafer processing modules includes three or more substantially vertically stacked wafer processing modules, wherein adjacent wafer processing modules in the stack have a vertical separation of less than 50 cm, and each processing module is configured to process the wafer when disposed substantially horizontally therein with the front face of the wafer facing upwards, and at least one wafer processing module is an electrochemical wafer processing module.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus for processing a front face of a semiconductor wafer comprising: a main chamber; at least one loading port connected to the main chamber for introducing the wafer to the main chamber; at least one stack of wafer processing modules comprising three or more substantially vertically stacked wafer processing modules, wherein adjacent wafer processing modules in the stack have a vertical pitch of less than 50 cm, and each processing module is configured to process the wafer when disposed substantially horizontally therein on a platen assembly with the front face of the wafer facing upwards, and at least one wafer processing module is an electrochemical wafer processing module that includes an anode chamber disposed in an opening of a support plate that extends through the support plate from a first surface to an opposite second surface facing the platen assembly, wherein the anode chamber and the support plate are independently movable; a tilting bracket for the processing module that is disposed on the support plate, wherein the processing module is configured to be tilted using the tilting bracket; and a transfer mechanism for transferring the wafer between the loading port and the processing modules. 2. The apparatus according to claim 1 in which the electrochemical wafer processing module comprises a seal which, in use, seals against a surface to define a sealed cavity in which electrochemical processing takes place. 3. The apparatus according to claim 2 in which the surface is an upper surface of the wafer. 4. The apparatus according to claim 1 further comprising at least one wafer carrier arrangement onto which the wafer can be loaded, the wafer carrier arrangement comprising a seal which, in use, seals against a surface of the wafer wherein the transfer mechanism is configured to transfer a loaded wafer carrier arrangement between the loading port and the processing modules. 5. The apparatus according to claim 4 in which the electrochemical wafer processing module comprises a seal which, in use, seals against a surface of the wafer carrier arrangement to define the sealed cavity in which electrochemical processing takes place. 6. The apparatus according to claim 4 further comprising a wafer carrier arrangement loading station for loading the wafer onto the wafer carrier arrangement. 7. The apparatus according to claim 4 in which the surface of the wafer is an upper surface of the wafer. 8. The apparatus according to claim 1 in which the vertical pitch is less than 25 cm. 9. The apparatus according to claim 1 in which the transfer mechanism comprises a transfer robot having at least one end effector for automated transfer of the wafer between the loading port and the processing modules. 10. The apparatus according to claim 1 in which at least one of the wafer processing modules comprises an electrochemical deposition wafer processing module. 11. The apparatus according to claim 1 in which the front face of the wafer comprises an electrode. 12. The apparatus according to claim 1 in which the processing modules are removable from the stack. 13. The apparatus according to claim 12 in which the processing modules are removable from the stack in a substantially horizontal direction. 14. The apparatus according to claim 12 in which the processing modules are removable from the stack by rotating or sliding.

Assignees

Inventors

Classifications

  • Electrolytic deposition, i.e. electroplating; Electroless plating · CPC title

  • the wafers being placed on a robot blade or gripped by a gripper for conveyance · CPC title

  • involving loading and unloading of wafers · CPC title

  • Storage means · CPC title

  • Mechanical parts of transfer devices · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11066754B2 cover?
An apparatus for processing a front face of a semiconductor wafer is provided. The apparatus includes a main chamber, at least one loading port connected to the main chamber for introducing the wafer to the main chamber, at least one stack of wafer processing modules, and a transfer mechanism for transferring the wafer between the loading port and the processing modules. The at least one stack …
Who is the assignee on this patent?
Spts Technologies Ltd
What technology area does this patent fall under?
Primary CPC classification H10P72/0458. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jul 20 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).