Amplifier die with elongated side pads, and amplifier modules that incorporate such amplifier die
US-2018159479-A1 · Jun 7, 2018 · US
US11050388B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-11050388-B2 |
| Application number | US-201916563728-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 6, 2019 |
| Priority date | Sep 6, 2019 |
| Publication date | Jun 29, 2021 |
| Grant date | Jun 29, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of a method and a device are disclosed. In an embodiment, a Doherty amplifier module includes a substrate including a mounting surface, and further includes a first amplifier die, a second amplifier die, and a third amplifier die on the mounting surface. The first amplifier die is configured to amplify a first radio frequency (RF) signal along a first signal path, the second amplifier die is configured to amplify a second RF signal along a second signal path, and the third amplifier die is configured to amplify a third RF signal along a third signal path. A side of the first amplifier die including a first output terminal faces a side of the second amplifier die including a second output terminal. The second signal path is parallel to the first signal path, and the third signal path is orthogonal to the first and second signal paths.
Opening claim text (preview).
What is claimed is: 1. A Doherty amplifier module comprising: a substrate including a mounting surface; a first amplifier die on the mounting surface, the first amplifier die comprising a first input terminal proximate to a first side of the first amplifier die and a first output terminal proximate to a second side of the first amplifier die, the first amplifier die configured to amplify a first radio frequency (RF) signal along a first signal path to produce a first amplified RF signal at the first output terminal, the first signal path extending from the first side of the first amplifier die to the second side of the first amplifier die; a second amplifier die on the mounting surface, the second amplifier die comprising a second input terminal proximate to a first side of the second amplifier die and a second output terminal proximate to a second side of the second amplifier die, the second amplifier die configured to amplify a second RF signal along a second signal path to produce a second amplified RF signal at the second output terminal, the second signal path extending from the first side of the second amplifier die to the second side of the second amplifier die, wherein the second side of the second amplifier die faces the second side of the first amplifier die, and wherein the second signal path is parallel to the first signal path; a third amplifier die on the mounting surface, the third amplifier die comprising a third input terminal proximate to a first side of the third amplifier die and a third output terminal proximate to a second side of the third amplifier die, the third amplifier die configured to amplify a third RF signal along a third signal path to produce a third amplified RF signal at the third output terminal, the third signal path extending from the first side of the third amplifier die to the second side of the third amplifier die, wherein the third signal path is orthogonal to the first and second signal paths; further comprising: a signal combiner device that is external to the first, second, and third amplifier dies, wherein the signal combiner device is situated on the mounting surface between the first and second amplifier dies, the signal combiner device including a first combining node, wherein the first combining node is configured to combine the first amplified RF signal with at least one of the second and third amplified RF signals to produce an amplified RF output signal; wherein the first combining node comprises a first bond pad on the signal combiner device, the Doherty amplifier module further comprising: a first wirebond array coupled between the first output terminal of the first amplifier die and the first bond pad; a second wirebond array coupled between the second output terminal of the second amplifier die and the first bond pad, wherein the first and second wirebond arrays are parallel to each other; and a third wirebond array coupled between the second output terminal of the second amplifier die and a third output terminal of the third amplifier die, wherein the third wirebond array is orthogonal to the first and second wirebond arrays. 2. The Doherty amplifier module of claim 1 , wherein: the signal combiner device further includes a first shunt capacitor coupled to the first bond pad; and the Doherty amplifier module further includes a fourth wirebond array coupled between the first bond pad and a conductive contact on the mounting surface, wherein the fourth wirebond array is orthogonal to the first and second wirebond arrays, and wherein the first shunt capacitor is configured to perform an impedance transformation to match an impedance of a load to a source impedance. 3. The Doherty amplifier module of claim 1 , wherein: the signal combiner device further includes a second bond pad and a shunt direct current (DC) blocking capacitor coupled to the second bond pad; and the Doherty amplifier module further includes a fourth wirebond array coupled between the first output terminal of the first amplifier die and the second bond pad, wherein the fourth wirebond array is substantially parallel to the first wirebond array. 4. The Doherty amplifier module of claim 1 , wherein the signal combiner device further comprises: a first shunt capacitor coupled to the first combining node. 5. The Doherty amplifier module of claim 4 , wherein the first amplifier die includes a first power transistor and the second amplifier die includes a second power transistor, wherein a drain-source capacitance of the first power transistor, an inductance of the first wirebond array, and a capacitance of the first shunt capacitor form a first quasi-transmission line configured to perform a first phase delay and a first impedance transformation for the first amplified RF signal, and wherein a drain-source capacitance of the second power transistor, an inductance of the second wirebond array, and the capacitance of the first shunt capacitor form a second quasi-transmission line configured to perform a second phase delay and a second impedance transformation for at least one of the second amplified RF signal or the third amplified RF signal. 6. The Doherty amplifier module of claim 5 , wherein the third amplifier die includes a third power transistor, wherein a drain-source capacitance of the third power transistor, an inductance of the third wirebond array, and the drain-source capacitance of the second power transistor form a third quasi-transmission line configured to perform a third phase delay and a third impedance transformation for the third amplified RF signal. 7. The Doherty amplifier module of claim 5 , wherein the second amplifier die comprises a second combining node, wherein the second combining node is configured to combine the second amplified RF signal in phase with the third amplified RF signal to produce a combined RF signal, and wherein the first combining node is further configured to combine the first amplified RF signal in phase with the combined RF signal to produce the amplified RF output signal. 8. The Doherty amplifier module of claim 5 , the second amplifier die further comprising: a second shunt capacitor coupled to the second output terminal of the second amplifier die, wherein a capacitance of the second shunt capacitor is configured to adjust the second phase delay and the second impedance transformation. 9. The Doherty amplifier module of claim 5 , further comprising: a fourth wirebond array coupled between the third output terminal of the third amplifier die and a bond pad of the third amplifier die, wherein the fourth wirebond array is orthogonal to the third wirebond array, and wherein the bond pad is coupled to a shunt direct current (DC) blocking capacitor. 10. The Doherty amplifier module of claim 6 , wherein each of the first, second, and third phase delays are substantially 90 degrees. 11. The Doherty amplifier module of claim 5 , further comprising: an RF power splitter coupled to the substrate, wherein the RF power splitter is configured to receive and divide an input RF signal into the first RF signal, the second RF signal, and the third RF signal, and to convey the first, second, and third RF signals to first, second, and third output terminals of the RF power splitter, wherein the first output terminal is coupled to a first phase shifter configured to impart a first 90 degree phase delay to the first RF signal, and wherein the second output terminal is coupled to a second phase shifter configured to impart a second 90 degree phase delay to the second RF signal. 12. The Doherty amplifier module of claim 1 , wherein the signal combiner device includes an integrated passive device, a printed circui
at high-frequency [HF] or radio frequency [RF] · CPC title
being orthogonal to a side surface of the chip, e.g. parallel arrangements · CPC title
multiple bond wires connected to a common bond pad · CPC title
multiple bond wires connected to common bond pads at both ends of the wires · CPC title
between a chip and a stacked insulating package substrate, interposer or RDL · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.