Low-power, low-noise amplifier with negative feedback loop

US11038475B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-11038475-B2
Application numberUS-201916684431-A
CountryUS
Kind codeB2
Filing dateNov 14, 2019
Priority dateNov 14, 2019
Publication dateJun 15, 2021
Grant dateJun 15, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A low-power, low-noise amplifier with a negative feedback loop is provided. A low noise amplifier (LNA) includes a common gate (CG) amplifier, a common source (CS) amplifier having a gate connected to a source of the CG amplifier, a differential current balancer (DCB) connected to an output end of the CG amplifier and an output end of the CS amplifier, a symmetric load connected to the DCB, and a current bleeding circuit with one end connected to the output end of the CS amplifier and another end connected to the symmetric load, the current bleeding circuit including an active element and a load corresponding to the symmetric load, and an output end of the active element is connected to a gate of the CG amplifier.

First claim

Opening claim text (preview).

What is claimed is: 1. A low noise amplifier (LNA) comprising: a common gate (CG) amplifier; a common source (CS) amplifier having a gate connected to a source of the CG amplifier; a differential current balancer (DCB) connected to an output end of the CG amplifier and an output end of the CS amplifier; a symmetric load connected to the DCB; and a current bleeding circuit with one end connected to the output end of the CS amplifier and another end connected to the symmetric load, the current bleeding circuit comprising an active element and a load corresponding to the symmetric load, wherein an output end of the active element is connected to a gate of the CG amplifier. 2. The LNA of claim 1 , wherein the DCB comprises: a first transistor with one end connected to the output end of the CG amplifier and another end connected to the symmetric load; and a second transistor with one end connected to the output end of the CS amplifier and another end connected to the symmetric load. 3. The LNA of claim 2 , wherein in the DCB, a source of the first transistor is connected to a gate of the second transistor, and a source of the second transistor is connected to a gate of the first transistor. 4. The LNA of claim 3 , wherein the DCB further comprises: a capacitor connected between the source of the first transistor and the gate of the second transistor and between the source of the second transistor and the gate of the first transistor. 5. The LNA of claim 1 , wherein the load corresponding to the symmetric load is implemented as at least one of a resistor, an inductor and a capacitor. 6. The LNA of claim 1 , wherein the active element is implemented as a transistor, and is connected between the CS amplifier and the load corresponding to the symmetric load. 7. The LNA of claim 2 , wherein the symmetric load comprises: a first load connected to the first transistor; and a second load connected to the second transistor. 8. The LNA of claim 7 , wherein an impedance of the first load is equal to an impedance of the second load. 9. The LNA of claim 7 , wherein an impedance of the load corresponding to the symmetric load is 1/(N−1) times the impedance of the first load and the second load, wherein N is greater than one. 10. The LNA of claim 1 , wherein a size ratio between the CG amplifier and the CS amplifier is 1:N, wherein N is greater than one. 11. The LNA of claim 1 , further comprising: a capacitor connected between the active element and the gate of the CG amplifier.

Assignees

Inventors

Classifications

  • with semiconductor devices only · CPC title

  • the amplifier being a radio frequency amplifier · CPC title

  • using MOSFET transistors as the active amplifying circuit (H03F3/45278 takes precedence) · CPC title

  • with semiconductor devices only · CPC title

  • with MOSFET's · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US11038475B2 cover?
A low-power, low-noise amplifier with a negative feedback loop is provided. A low noise amplifier (LNA) includes a common gate (CG) amplifier, a common source (CS) amplifier having a gate connected to a source of the CG amplifier, a differential current balancer (DCB) connected to an output end of the CG amplifier and an output end of the CS amplifier, a symmetric load connected to the DCB, and…
Who is the assignee on this patent?
Knu Lndustry Cooperation Found, Knu Industry Cooperation Found
What technology area does this patent fall under?
Primary CPC classification H03F3/45179. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Jun 15 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).