Memory cell with reduced parasitic capacitance and method of manufacturing the same
US-2024334680-A1 · Oct 3, 2024 · US
US10998260B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10998260-B2 |
| Application number | US-201616462889-A |
| Country | US |
| Kind code | B2 |
| Filing date | Dec 30, 2016 |
| Priority date | Dec 30, 2016 |
| Publication date | May 4, 2021 |
| Grant date | May 4, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Embodiments of the invention include a microelectronic device that includes a substrate, at least one dielectric layer on the substrate and a plurality of conductive lines within the at least one dielectric layer. The microelectronic device also includes an air gap structure that is located below two or more of the plurality of conductive lines.
Opening claim text (preview).
The invention claimed is: 1. A microelectronic device comprising: a substrate; at least one dielectric layer on the substrate; a plurality of conductive lines within the at least one dielectric layer; and an air gap structure located below two or more of the plurality of conductive lines, the air gap structure comprising a continuous air gap vertically beneath the two or more of the plurality of conductive lines. 2. The microelectronic device of claim 1 , wherein the air gap structure comprises a group III Nitride layer formed on an upper region and sidewalls of the air gap structure. 3. The microelectronic device of claim 2 , further comprising: a metallization stack that includes first and second metal layers with the plurality of conductive lines being at the first metal layer of the metallization stack, wherein the first metal layer being closest to the substrate among the first and second metal layers of the metallization stack. 4. The microelectronic device of claim 2 , wherein the group III Nitride layer comprises an Aluminum Nitride layer, a Boron Nitride layer, a Gallium Nitride layer, an Indium Nitride layer, or any combination of these group III Nitride layers. 5. The microelectronic device of claim 2 , wherein the group III Nitride layer has a thickness of 50 to 250 nanometers. 6. The microelectronic device of claim 1 , wherein the substrate comprises a Silicon substrate. 7. The microelectronic device of claim 1 wherein the air gap structure comprises an air gap having a dielectric constant of approximately 1.0. 8. The microelectronic device of claim 1 , wherein the air gap structure has a substantially rectangular shape or a substantially trapezoidal shape.
of dielectric parts comprising air gaps · CPC title
comprising two or more dielectric layers having different properties, e.g. different dielectric constants · CPC title
comprising air gaps · CPC title
of air gaps · CPC title
Air gaps · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.