Saving and restoring machine state between multiple executions of an instruction

US10949212B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10949212-B2
Application numberUS-202016933037-A
CountryUS
Kind codeB2
Filing dateJul 20, 2020
Priority dateNov 6, 2018
Publication dateMar 16, 2021
Grant dateMar 16, 2021

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Saving and restoring machine state between multiple executions of an instruction. A determination is made that processing of an operation of an instruction executing on a processor has been interrupted prior to completion. Based on determining that the processing of the operation has been interrupted, current metadata of the processor is extracted. The metadata is stored in a location associated with the instruction and used to re-execute the instruction to resume forward processing of the instruction from where it was interrupted.

First claim

Opening claim text (preview).

What is claimed is: 1. A computer program product for facilitating processing within computing environment, the computer program product comprising: at least one computer readable storage medium readable by at least one processor and storing instructions for performing a method comprising: determining that processing of an operation of an instruction executing on the processor has been interrupted prior to completion; extracting metadata of the processor, based on determining that the processing of the operation has been interrupted, the metadata being current metadata of the processor; storing the metadata in a location; and using the metadata stored in the location in re-executing the instruction to resume forward processing of the instruction from where the instruction was interrupted, wherein the using the metadata in re-executing the instruction comprises: re-executing the instruction to resume processing: extracting the metadata from the location; and loading the metadata extracted from the location into one or more select locations of the processor, wherein the metadata is provided to the processor absent repeating one or more tasks to produce the metadata. 2. The computer program product of claim 1 , wherein the instruction is a sort instruction, and the metadata includes information about one or more input lists to the sort instruction. 3. The computer program product of claim 2 , wherein the rnetadata comprises information regarding previous comparisons made of records of the one or more input lists to indicate next comparisons to be made. 4. The computer program product of claim 3 , wherein the next comparisons to be made are indicated absent repeating the previous comparisons. 5. The computer program product of claim 1 , wherein the determining comprises checking a condition code set based on termination of the instruction, the condition code set to a select value indicating partial completion of the instruction. 6. The computer program product of claim 1 , wherein the location is of a parameter block in memory designated by the instruction. 7. The computer program product of claim 6 , wherein the location of the parameter block in memory is designated by contents of an implied register of the instruction. 8. The computer program product of claim 6 , wherein the parameter block includes a continuation state buffer to store the rnetadata, the metadata comprising internal state data of the processor. 9. The computer program product of claim 8 , wherein the parameter block further comprises a continuation indicator to indicate partial completion of the operation. 10. The computer program product of claim 1 , wherein the location is associated with the instruction. 11. A computer system for facilitating processing within a computing environment, the computer system comprising: a memory; and a processor in communication with the memory, wherein the computer system is configured to perform a method comprising: determining that processing of an operation of an instruction executing on the processor has been interrupted prior to completion; extracting metadata of the processor, based on determining that the processing of the operation has been interrupted, the metadata being current metadata of the processor; Storing the metadata in a location; and using the metadata stored in the location in re-executing the instruction to resume forward processing of the instruction from where the instruction was interrupted, wherein the using the metadata in re-executing the instruction comprises: re-executing the instruction to resume processing; extracting the metadata from the location; and loading the metadata extracted from the location into one or more select locations of the processor, wherein the metadata is provided to the processor absent repeating one or more tasks to produce the metadata. 12. The computer system of claim 11 , wherein the instruction is a sort instruction, and the metadata includes information regarding previous comparisons made of records of one or more input lists to the sort instruction to indicate next comparisons to be made. 13. The computer system of claim 11 , wherein the location is of a parameter block in memory designated by the instruction, and wherein the parameter block includes a continuation state buffer to store the metadata; the metadata comprising internal state data of the processor. 14. The computer system of claim 13 , wherein the parameter block, further comprises a continuation indicator to indicate partial completion of the operation. 15. The computer system of claim 11 , wherein the location is associated with the instruction. 16. A computer-implemented method of facilitating processing within a computing environment, the computer-implemented method comprising: determining that processing of an operation of an instruction executing on a processor has been interrupted prior to completion; extracting metadata of the processor, based on determining that the processing of the operation has been interrupted; the metadata being current metadata of the processor; storing the metadata in a location; and using the metadata stored in the location in re-executing the instruction to resume forward processing of the instruction from where the instruction was interrupted, wherein the using the metadata in re-executing the instruction comprises: re-executing the instruction to resume processing; extracting the metadata from the location; and loading the metadata extracted from the location into one or more select locations of the processor, wherein the metadata is provided to the processor absent repeating one or more tasks to produce the metadata. 17. The computer-implemented method of claim 16 , wherein the instruction is a sort instruction, and the metadata includes information regarding previous comparisons made of records of one or more input lists to the sort instruction to indicate next comparisons to be made. 18. The computer-implemented method of claim 16 , wherein the location is of a parameter block in memory designated by the instruction, and wherein the parameter block includes a continuation state buffer to store the metadata, the metadata comprising internal state data of the processor. 19. The computer-implemented method of claim 18 , wherein the parameter block further comprises a continuation indicator to indicate partial completion of the operation. 20. The computer-implemented method of claim 16 , wherein the location is associate with the instruction.

Assignees

Inventors

Classifications

  • G06F9/3861Primary

    Recovery, e.g. branch miss-prediction, exception handling (error detection or correction G06F11/00) · CPC title

  • Instruction analysis, e.g. decoding, instruction word fields · CPC title

  • Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE · CPC title

  • Compare instructions, e.g. Greater-Than, Equal-To, MINMAX · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10949212B2 cover?
Saving and restoring machine state between multiple executions of an instruction. A determination is made that processing of an operation of an instruction executing on a processor has been interrupted prior to completion. Based on determining that the processing of the operation has been interrupted, current metadata of the processor is extracted. The metadata is stored in a location associate…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F9/3861. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Mar 16 2021 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 12 related publications on this page (citations in our corpus or others sharing the same primary CPC).