Anti-leakage circuit for shift register unit, method of driving shift register unit, gate driver on array circuit and touch display device

Patent metadata

Field	Value
Publication number	US-10943554-B2
Application number	US-201816478088-A
Country	US
Kind code	B2
Filing date	Dec 11, 2018
Priority date	Jan 31, 2018
Publication date	Mar 9, 2021
Grant date	Mar 9, 2021

Abstract

A shift register unit, a method of driving a shift register unit, a gate driving circuit and a touch display device are disclosed. The shift register unit includes a first signal input terminal, a first voltage control terminal, a second signal input terminal, a second voltage control terminal, a signal output terminal, a first voltage terminal, and a second voltage terminal. The shift register unit further comprises a first input circuit, a second input circuit, an output circuit, an anti-leakage circuit, a first control circuit, and a second control circuit. The anti-leakage circuit is configured to bring a first node into conduction with a second node in response to an active potential of the second voltage terminal.

First claim

We claim:

1. A shift register unit, comprising:
a first input circuit configured to bring a first voltage control terminal into conduction with a first node in response to an active potential of a first signal input terminal;
a second input circuit configured to bring a second voltage control terminal into conduction with the first node in response to an active potential of a second signal input terminal;
an output circuit configured to transmit a first active clock signal to a signal output terminal in response to an active potential of a second node;
a first control circuit configured to bring a first voltage terminal into conduction with a third node in response to an active potential of the first node, and maintain the third node at a first potential in response to a second inactive clock signal and an inactive potential of the first node, wherein the first control circuit is configured to:
in response to a second active clock signal, transmit the second active clock signal to the third node and store charges from the second active clock signal; and
in response to the second inactive clock signal and the inactive potential of the first node, output the charges that have been stored to the third node, such that the third node maintains at the first potential;

a second control circuit configured to, in response to an active potential of the third node, bring the first node into conduction with the first voltage terminal and bring the signal output terminal into conduction with the first voltage terminal; and
an anti-leakage circuit configured to bring the first node into conduction with the second node in response to an active potential of a second voltage terminal,
wherein the first control circuit comprises a fifth transistor, a sixth transistor, and a second capacitor,
wherein a gate and one of a source and a drain of the fifth transistor are configured to receive the second active clock signal or the second inactive clock signal, and a different one of the source and the drain of the fifth transistor is connected to the third node,
wherein a gate of the sixth transistor is connected to the first node, one of a source and a drain of the sixth transistor is connected to the third node, and a different one of the source and the drain of the sixth transistor is connected to the first voltage terminal, and
wherein one terminal of the second capacitor is connected to the third node, and a different terminal of the second capacitor is connected to the first voltage terminal.

2. The shift register unit of claim 1 , wherein the first potential is different from a potential of the first voltage terminal.

3. The shift register unit of claim 1 ,
wherein the anti-leakage circuit comprises a first transistor, and
wherein a gate of the first transistor is connected to the second voltage terminal, one of a source and a drain of the first transistor is connected to the first node, and a different one of the source and the drain of the first transistor is connected to the second node.

4. The shift register unit of claim 1 ,
wherein the first input circuit comprises a second transistor, and
wherein a gate of the second transistor is connected to the first signal input terminal, one of a source and a drain of the second transistor is connected to the first voltage control terminal, and a different one of the source and the drain of the second transistor is connected to the first node.

5. The shift register unit of claim 1 ,
wherein the second input circuit comprises a third transistor, and
wherein a gate of the third transistor is connected to the second signal input terminal, one of a source and a drain of the third transistor is connected to the first node, and a different one of the source and the drain of the third transistor is connected to the second voltage control terminal.

6. The shift register unit of claim 1 ,
wherein the first input circuit comprises a second transistor,
wherein a gate of the second transistor is connected to the first signal input terminal, one of a source and a drain of the second transistor is connected to the first voltage control terminal, and a different one of the source and the drain of the second transistor is connected to the first node,
wherein the second input circuit comprises a third transistor, and
wherein a gate of the third transistor is connected to the second signal input terminal, one of a source and a drain of the third transistor is connected to the first node, and a different one of the source and the drain of the third transistor is connected to the second voltage control terminal.

7. The shift register unit of claim 1 ,
wherein the output circuit comprises a fourth transistor and a first capacitor,
wherein a gate of the fourth transistor is connected to the second node, wherein one of a source and a drain of the fourth transistor is configured to receive the first active clock signal, and a different one of the source and the drain of the fourth transistor is connected to the signal output terminal, and
wherein one terminal of the first capacitor is connected to the second node, and a different terminal of the first capacitor is connected to the signal output terminal.

8. The shift register unit of claim 1 ,
wherein the first control circuit further comprises a seventh transistor, and
wherein a gate of the seventh transistor is connected to the signal output terminal, one of a source and a drain of the seventh transistor is connected to the third node, and a different one of the source and the drain of the seventh transistor is connected to the first voltage terminal.

9. The shift register unit of claim 1 ,
wherein the second control circuit comprises an eighth transistor and a ninth transistor,
wherein a gate of the eighth transistor is connected to the third node, one of a source and a drain of the eighth transistor is connected to the first node, and a different one of the source and the drain of the eighth transistor is connected to the first voltage terminal, and
wherein a gate of the ninth transistor is connected to the third node, one of a source and a drain of the ninth transistor is connected to the signal output terminal, and a different one of the source and the drain of the ninth transistor is connected to the first voltage terminal.

10. The shift register unit of claim 1 , wherein transistors respectively comprised in the first input circuit, the second input circuit, the output circuit, the first control circuit, the second control circuit, and the anti-leakage circuit are single-gate transistors.

11. The shift register unit of claim 10 , wherein the transistors are N-type transistors or are P-type transistors.

12. A method of driving the shift register unit according to claim 1 , comprising:
in a display phase, controlling a voltage of the second voltage terminal of the shift register unit to be a first voltage, such that the first node is brought into conduction with the second node by the anti-leakage circuit of the shift register unit; and
in a touch phase, controlling a voltage of the second voltage terminal of the shift register unit to be a second voltage, such that the first node is brought out of conduction with the second node by the anti-leakage circuit of the shift register unit.

13. The method of claim 12 , further comprising:
in the touch phase, controlling a voltage of the first voltage control terminal of the shift register unit and a voltage of the second voltage control terminal of the shift register unit to be both at high potentials, such that a potential of the first node of the shift register unit is maintained in the touch phase.

Assignees

• Ordos Yuansheng Optoelectronics Co Ltd
• Boe Technology Group Co Ltd

Inventors

• Wang Zhen
• Sun Jian
• Huang Fei
• Qiao Yun
• Zhan Xiaozhou
• Zhang Han
• Qin Wenwen
• Cong Lele
• Wang Zhengkui
• Zhang Jianjun
• Liu Peng

Classifications

• G09G2354/00

  Aspects of interface with display user · CPC title

• G09G3/3677 Primary

  suitable for active matrices only · CPC title

• G09G2310/0286

  Details of a shift registers arranged for use in a driving circuit · CPC title

• G06F3/0412

  Digitisers structurally integrated in a display · CPC title

• G09G3/2092

  Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto (suitable for both CRT and flat panel G09G5/003; specific for a CRT G09G1/165) · CPC title