Shift Register, Method for Driving the Same, and Display Device
US-2018374410-A1 · Dec 27, 2018 · US
US10909950B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10909950-B2 |
| Application number | US-201816137602-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 21, 2018 |
| Priority date | Mar 26, 2018 |
| Publication date | Feb 2, 2021 |
| Grant date | Feb 2, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present disclosure provides an emission controller, a driving method thereof, and a display device. The emission controller includes a first processing module, a second processing module, a third processing module, an output module and a shift control module. The first processing module generates a first signal in response to a first control signal, a second control signal and a second signal. The second processing module generates a second signal in response to the first control signal and the first signal. The third processing module generates third and fourth signals in response to the second control signal, the second and first signals. The output module provides emission control signal in response the first and fourth signal. The shift control module provides a shift control signal in response to the first and fourth signal, or provides a shift control signal in response to the first and third signal.
Opening claim text (preview).
What is claimed is: 1. An emission controller, comprising one or more emission control circuits, wherein each of the one or more emission control circuits comprises: a first processing module electrically connected to a starting signal terminal, a first voltage signal terminal, a first control signal terminal and a second control signal terminal and configured to generate a first signal to a first node in response to a first control signal, a second control signal and a second signal; a second processing module electrically connected to the first control signal terminal and a second voltage signal terminal and configured to generate the second signal to a second node in response to the first control signal and the first signal; a third processing module electrically connected to the second control signal terminal and the first voltage signal terminal and configured to generate a third signal to a third node and generate a fourth signal to a fourth node in response to the second control signal, the second signal and the first signal; an output module electrically connected to the first voltage signal terminal, the second voltage signal terminal and an output terminal and configured to provide an emission control signal to the output terminal in response to the first signal and the fourth signal; and a shift control module electrically connected to the first voltage signal terminal and a shift control terminal, and configured to provide a shift control signal to the shift control terminal in response to the first signal and the fourth signal or to provide a shift control signal to the shift control terminal in response to first signal and the third signal, in a first period in which the starting signal terminal provides low level, the first control signal terminal provides low level and the second control signal terminal provides high level, the first processing module generates low level to the first node in response to low level provided by the first control signal terminal, the second processing module generates low level to the second node in response to low level provided by the first control signal terminal and low level at the first node, the third processing module generates high level to the third node and high level to the fourth node in response to low level at the second node and low level at the first node, the output module controls the output terminal to output low level in response to low level at the first node, and the shift control module controls the shift control terminal to output low level in response to the first signal; in a second period in which the starting signal terminal provides low level, the first control signal terminal provides high level, the second control signal terminal provides low level, and the first node is maintained at low level, the second processing module generates high level to the second node in response to low level at the first node, the third node is maintained at high level, the fourth node is maintained at high level, the output terminal is maintained at low level output, and the shift control terminal is maintained at low level output; in a third period in which the starting signal terminal provides high level, the first control signal terminal provides low level, and the second control signal terminal provides high level, the first processing module generates high level to the first node in response to low level provided by the first control signal terminal, the second processing module generates low level to the second node in response to low level provided by the first control signal terminal, the third processing module generates high level to the third node in response to low level at the second node, the fourth node is maintained at high level, the output terminal is maintained at low level output, and the shift control terminal is maintained at low level output; in a fourth period in which the starting signal terminal provides high level, the first control signal terminal provides high level, the second control signal terminal provides low level, and the first node is maintained at high level and the second node is maintained at low level, the third processing module generates low level to the third node and low level to the fourth node in response to low level at the second node and low level provided by the second control signal terminal, the output module controls the output terminal to output high level in response to low level at the fourth node, and the shift control module controls the shift control terminal to output high level in response to low level at the third node or the fourth node; and in a fifth period, the starting signal terminal provides high level, the first control signal terminal provides low level, the second control signal terminal provides high level, and the first node is maintained at high level and the second node is maintained at low level, the third processing module generates high level to the third node in response to low level at the second node, the fourth node is maintained at low level, the output module is maintained at high level output, the shift control module controls the shift control terminal to output high level in response to low level at the third node, or the shift control module controls the shift control terminal to output high level or low level in response to low level at the fourth node. 2. The emission controller according to claim 1 , wherein the first processing module comprises: a first thin film transistor having a control electrode electrically connected to the first control signal terminal, a first electrode electrically connected to the first node, and a second electrode electrically connected to the starting signal terminal; a second thin film transistor having a control electrode electrically connected to the second control signal terminal, a first electrode, and a second electrode electrically connected to the first node; and a third thin film transistor having a control electrode electrically connected to the second node, a first electrode electrically connected to the first voltage signal terminal, and a second electrode electrically connected to the first electrode of the second thin film transistor. 3. The emission controller according to claim 1 , wherein the second processing module comprises: a fourth thin film transistor having a control electrode electrically connected to the first node, a first electrode, and a second electrode electrically connected to the first control signal terminal; a fifth thin film transistor having a control electrode electrically connected to the first node, a first electrode electrically connected to the second node, and a second electrode electrically connected to the first electrode of the fourth thin film transistor; and a sixth thin film transistor having a control electrode electrically connected to the first control signal terminal, a first electrode electrically connected to the second node, and a second electrode electrically connected to the second voltage signal terminal. 4. The emission controller according to claim 1 , wherein the third processing module comprises: a first capacitor having a first electrode electrically connected to the second node and a second electrode electrically connected to the third node; a seventh thin film transistor having a control electrode electrically connected to the second node, a first electrode electrically connected to the third node, and a second electrode electrically connected to the second control signal terminal; an eighth thin film transistor having a control electrode electrically connected to the second control signal terminal, a first electrode electrically connected to the third node, and a second electrode electrically connected to the fourth node; a ninth thin film transistor having a control electrode electricall
Details of drivers for scan electrodes · CPC title
Details of a shift registers arranged for use in a driving circuit · CPC title
Details of timing specific for flat panels, other than clock recovery · CPC title
Layout of electrodes and connections · CPC title
organic, e.g. using organic light-emitting diodes [OLED] · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.