Methods and apparatus for running and booting an inter-processor communication link between independently operable processors
US-10078361-B2 · Sep 18, 2018 · US
US10884877B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10884877-B2 |
| Application number | US-201816150963-A |
| Country | US |
| Kind code | B2 |
| Filing date | Oct 3, 2018 |
| Priority date | Jun 29, 2018 |
| Publication date | Jan 5, 2021 |
| Grant date | Jan 5, 2021 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
The present invention provides an information processing device comprising a memory; a non-volatile memory; and a processor coupled to the memory and the non-volatile memory, the processor configured to: store in the non-volatile memory a snapshot of the memory in a state where a part of an activation process is implemented; and implement the activation process by using the snapshot stored in the non-volatile memory. More specifically, store in the non-volatile memory a snapshot of the main memory in a state before feeding a program to the external memory in an activation process using the main memory and the external memory; and implement at least a process of feeding a program for an external memory to the external memory from the main memory.
Opening claim text (preview).
What is claimed is: 1. An information processing device comprising: a memory; a non-volatile memory; and a processor coupled to the memory and the non-volatile memory, the processor configured to: suspend an activation process in an init_pause state to generate a snapshot of the memory, when it is determined that an activation mode is a snapshot creation mode; store in the non-volatile memory the generated snapshot of the memory in a state where a part of an activation process is implemented; and implement the activation process by using the snapshot stored in the non-volatile memory, when it is determined that the activation mode is a normal activation mode; and release the init_pause state to implement the remaining activation process after using the snapshot stored in the non-volatile memory, wherein suspending the activation process in the init_pause state includes a driver of a radio LAN chip being temporarily suspended immediately before firmware of the radio LAN chip is fed in an initialization process of the driver of the radio LAN chip. 2. The information processing device according to claim 1 , wherein the processor is further configured to implement the remaining activation process after using the snapshot stored in the non-volatile memory. 3. The information processing device according to claim 2 , wherein the processor is further configured to store in the non-volatile memory a snapshot of a state where an activation process using a main memory and an external memory is partly implemented. 4. The information processing device according to claim 3 , wherein the processor is further configured to: store in the non-volatile memory a snapshot of the main memory in a state before feeding a program to the external memory in an activation process using the main memory and the external memory; and implement at least a process of feeding a program for an external memory to the external memory from the main memory. 5. The information processing device according to claim 1 , wherein the processor is further configured to: generate a snapshot of the memory after a language setting of a non-transitory computer readable medium is performed; store the generated snapshot in the non-volatile memory; and implement an activation process remaining after the language setting is performed, based on the snapshot stored in the non-volatile memory.
Image based installation; Cloning; Build to order · CPC title
to make the backup process non-disruptive · CPC title
Multiboot arrangements, i.e. selecting an operating system to be loaded · CPC title
using techniques specially adapted for alterable solid state memories, e.g. for EEPROM or flash memories · CPC title
Bootstrapping (security arrangements therefor G06F21/57) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.