Processing system with interspersed processors with multi-layer interconnect

US10838787B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10838787-B2
Application numberUS-201916713812-A
CountryUS
Kind codeB2
Filing dateDec 13, 2019
Priority dateNov 21, 2012
Publication dateNov 17, 2020
Grant dateNov 17, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments of a multi-processor array are disclosed that may include a plurality of processors and configurable communication elements coupled together in a interspersed arrangement. Each configurable communication element may include a local memory and a plurality of routing engines. The local memory may be coupled to a subset of the plurality of processors. Each routing engine may be configured to receive one or more messages from a plurality of sources, assign each received message to a given destination of a plurality of destinations dependent upon configuration information, and forward each message to assigned destination. The plurality of destinations may include the local memory, and routing engines included in a subset of the plurality of configurable communication elements.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus, comprising: a plurality of processors; a plurality of communication circuits coupled to the plurality of processors in an interspersed arrangement, wherein each one of the plurality of communication circuits is coupled to a plurality of interconnection networks, wherein a particular communication circuit of the plurality of communication circuits is configured to: receive, via a particular interconnection network of the plurality of interconnection networks, a message that includes one or more data words and route information; modify the route information using congestion information to generate an updated message that includes modified route information; and forward the updated message to another communication circuit of the plurality of communication circuit using the modified route information. 2. The apparatus of claim 1 , wherein the particular communication circuit is further configured to receive the congestion information from a different communication circuit of the plurality of communication circuits that is adjacent to the particular communication circuit. 3. The apparatus of claim 2 , wherein the congestion information includes local congestion information and global congestion information. 4. The apparatus of claim 3 , wherein congestion information includes temporal information indicative of a duration of congestion on a route specified in the route information. 5. The apparatus of claim 4 , wherein the particular communication circuit is further configured to modify the route information using the duration of the congestion. 6. The apparatus of claim 1 , wherein the particular communication circuit is further configured to forward, using a different interconnection network of the plurality of interconnection networks, the updated message to another communication circuit of the plurality of communication circuit using the modified route information. 7. A method, comprising: receiving, by a particular communication circuit of a plurality of communication circuits using a particular interconnection network of a plurality of interconnection networks, a message that includes one or more data words and route information, wherein each of the plurality of communication circuits is coupled to the plurality of interconnection networks; modifying, by the particular communication circuit, the route information using congestion information to generate an updated message that includes modified route information; and forwarding, by the particular communication circuit, the updated message to another communication circuit of the plurality of communication circuits using the modified route information. 8. The method of claim 7 , further comprising, receiving the congestion information from a different communication circuit of the plurality of communication circuits that is adjacent to the particular communication circuit. 9. The method of claim 8 , wherein the congestion information includes local congestion information and global congestion information. 10. The method of claim 9 , further comprising: gathering, by a different communication circuit of the plurality of communication circuits, respective information from a subset of the plurality of communication circuits, wherein each communication circuit of the subset of the plurality of communication circuits is adjacent to the different communication circuit; and generating the global congestion information using the respective information. 11. The method of claim 9 , wherein congestion information includes temporal information indicative of a duration of congestion on a route specified in the route information. 12. The method of claim 11 , further comprising, modifying, by the particular communication circuit, the route information using the duration of the congestion. 13. The method of claim 7 , further comprising, forwarding, by the particular communication circuit using a different interconnection network of the plurality of interconnection networks, the updated message to another communication circuit of the plurality of communication circuit using the modified route information. 14. An apparatus, comprising: a plurality of layer switch circuits; and a plurality of direction switch circuits coupled to a plurality of interconnection networks, and wherein a particular direction switch circuit of the plurality of direction switch circuits is configured to: receive, via a particular interconnection network of the plurality of interconnection networks, a message that includes one or more data words and route information that includes a first plurality of navigation instructions, wherein a given one of the first plurality of navigation instructions includes a direction change instruction, a layer change instruction, or an instruction to maintain a current direction and current layer; modify the route information using congestion information to generate an updated message that includes modified route information, wherein the modified route information includes a second plurality of navigation instructions different from the first plurality of navigation instructions; and forward, using one or more layer switch circuits of the plurality of layer switch circuit, the updated message according to a particular navigation instruction included in the second plurality of navigation instructions. 15. The apparatus of claim 14 , wherein the particular direction switch circuit is further configured to receive the congestion information from one or more communication circuits of a plurality of communication circuits coupled to the plurality of interconnection networks. 16. The apparatus of claim 15 , wherein the congestion information includes local congestion information and global congestion information. 17. The apparatus of claim 16 , wherein congestion information includes temporal information indicative of a duration of congestion on a route specified in the route information. 18. The apparatus of claim 17 , wherein the particular direction switch circuit is further configured to modify the route information using the duration of the congestion. 19. The apparatus of claim 14 , wherein the particular direction switch circuit is further configured to forward, using the particular interconnection network of the plurality of interconnection networks, the updated message according to one or more changes in direction specified in the modified route information. 20. The apparatus of claim 14 , wherein to modify the route information using congestion information, the particular direction switch circuit is further configured to: add one or more new navigation instructions to the first plurality of navigation instructions to generate the second plurality of navigation instructions, wherein the one or more new navigation instructions includes a change in direction instruction, a change in layer instruction, or a straight-ahead instruction; and remove one or more existing navigation instructions from the first plurality of navigation instructions to generate the second plurality of navigation instructions.

Assignees

Inventors

Classifications

  • by assessing time · CPC title

  • where the computing system is distributed, e.g. networked systems, clusters, multiprocessor systems (multiprogramming arrangements G06F9/46; allocation of resources G06F9/50) · CPC title

  • using bus bridges (G06F13/4022 takes precedence) · CPC title

  • on a serial bus, e.g. I2C bus, SPI bus (on daisy chain buses G06F13/4247) · CPC title

  • Configuring for program initiating, e.g. using registry, configuration files · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10838787B2 cover?
Embodiments of a multi-processor array are disclosed that may include a plurality of processors and configurable communication elements coupled together in a interspersed arrangement. Each configurable communication element may include a local memory and a plurality of routing engines. The local memory may be coupled to a subset of the plurality of processors. Each routing engine may be configu…
Who is the assignee on this patent?
Coherent Logix Inc
What technology area does this patent fall under?
Primary CPC classification G06F11/3006. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Nov 17 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).