Method for automatic switching of a communication resistor of a hart device in or out
US-10606227-B2 · Mar 31, 2020 · US
US10838385B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10838385-B2 |
| Application number | US-202016751733-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 24, 2020 |
| Priority date | Apr 17, 2015 |
| Publication date | Nov 17, 2020 |
| Grant date | Nov 17, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Method for automatic switching of a communication resistor of a HART device in or out, wherein the method comprises steps as follows: transmitting a test signal on an electrical current loop; reading from the electrical current loop a test voltage signal, which is based on the transmitted test signal; comparing the test voltage signal with a reference signal; connecting the communication resistor into the electrical current loop when the test voltage signal exceeds the reference signal.
Opening claim text (preview).
The invention claimed is: 1. A method for an automatic switching of a communication resistor of a HART device in or out, comprising: providing a HART device, including: a first interface configured to connect with a service unit; a second interface configured to connect with an electrical current loop; a microprocessor; a HART modem having a carrier detect signal, wherein the HART modem is connected to the microprocessor, including the carrier detect signal connected with the microprocessor; a communication resistor; a switch controlled by the microprocessor, wherein the switch is configured in a first state to connect the communication resistor with the second interface, and wherein the switch is configured in a second state to disconnect the communication resistor from the second interface; a filter element connected to the second interface and configured to filter out disturbance signals from a test voltage signal received via the second interface; and a comparator connected to an output of the filter element, wherein the comparator is configured to compare the filtered test voltage signal with a reference signal, and wherein an output of the comparator is connected to the microprocessor, wherein the microprocessor is configured to transmit a test signal on the electrical current loop, and to set the switch to the first state or to the second state based on the comparison of the filtered test voltage signal with the reference signal; connecting the HART device to an electrical current loop; transmitting the test signal on the electrical current loop; reading from the electrical current loop, via the second interface, the test voltage signal that is based on the transmitted test signal; filtering, via the filter element, disturbance signals from the test voltage signal; comparing, via the comparator, the filtered test voltage signal with a reference signal; and connecting the communication resistor into the electrical current loop or disconnecting the communication resistor from the electrical current loop based on the comparison of the filtered test voltage signal with the reference signal. 2. The method as claimed in claim 1 , wherein a preamble within a HART communication is used as the test signal. 3. The method as claimed in claim 1 , wherein the test voltage signal is filtered through a bandpass filter with a center frequency of about 1200 Hz. 4. The method as claimed in claim 1 , wherein the test voltage signal is filtered through a lowpass filter with a limit frequency of about 1200 Hz. 5. The method as claimed in claim 1 , wherein the comparing of the filtered test voltage signal with the reference signal occurs over a predefined duration and only when the filtered test voltage signal exceeds the reference signal for the predefined duration is the communication resistor connected. 6. The method as claimed in claim 1 , further comprising: disconnecting the communication resistor from the electrical current loop before the transmitting of a test signal. 7. The method as claimed in claim 1 , further comprising after the connecting of the communication resistor: verifying a carrier detect signal indicates a valid carrier signal; and if the carrier detect signal indicates no valid carrier signal, disconnecting the communication resistor from the electrical current loop.
Arrangement for terminating transmission lines · CPC title
using digital processors (G05B19/05 takes precedence) · CPC title
Details {; arrangements for supplying electrical power along data transmission lines (systems for transmitting signals via power distribution lines H04B3/54)} · CPC title
Arrangements for preventing or correcting errors; Monitoring arrangements · CPC title
in which the signal transmitted is frequency or phase of AC · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.