Indirect acquisition of a signal from a device under test
US-12135353-B2 · Nov 5, 2024 · US
US10606227B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10606227-B2 |
| Application number | US-201615567261-A |
| Country | US |
| Kind code | B2 |
| Filing date | Mar 24, 2016 |
| Priority date | Apr 17, 2015 |
| Publication date | Mar 31, 2020 |
| Grant date | Mar 31, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Method for automatic switching of a communication resistor of a HART device in or out, wherein the method comprises steps as follows: transmitting a test signal on an electrical current loop; reading from the electrical current loop a test voltage signal, which is based on the transmitted test signal; comparing the test voltage signal with a reference signal; connecting the communication resistor into the electrical current loop when the test voltage signal exceeds the reference signal.
Opening claim text (preview).
The invention claimed is: 1. A HART device, comprising: a first interface configured to connect with a service unit; a second interface configured to connect with an electrical current loop; a microprocessor; a HART modem having a carrier detect signal, wherein the HART modem is connected to the microprocessor, including the carrier detect signal connected with the microprocessor; a communication resistor; a switch controlled by the microprocessor, wherein the switch is configured in a first state to connect the communication resistor with the second interface, and wherein the switch is configured in a second state to disconnect the communication resistor from the second interface; a filter element connected to the second interface and configured to filter out disturbance signals from a test voltage signal received via the second interface; and a comparator connected to an output of the filter element, wherein the comparator is configured to compare the filtered test voltage signal with a reference signal, and wherein an output of the comparator is connected to the microprocessor, wherein the microprocessor is configured to transmit a test signal on the electrical current loop, and to set the switch to the first state or to the second state based on the comparison of the filtered test voltage signal with the reference signal. 2. The HART device of claim 1 , wherein filter element is a bandpass filter with a center frequency of about 1200 Hz. 3. The HART device of claim 1 , wherein the filter element is a lowpass filter with a limit frequency of about 1200 Hz.
Arrangement for terminating transmission lines · CPC title
in which the signal transmitted is frequency or phase of AC · CPC title
using digital processors (G05B19/05 takes precedence) · CPC title
Arrangements for preventing or correcting errors; Monitoring arrangements · CPC title
Details {; arrangements for supplying electrical power along data transmission lines (systems for transmitting signals via power distribution lines H04B3/54)} · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.