Process for metallizing a component

US10808330B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10808330-B2
Application numberUS-201916274928-A
CountryUS
Kind codeB2
Filing dateFeb 13, 2019
Priority dateFeb 20, 2018
Publication dateOct 20, 2020
Grant dateOct 20, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention relates to a process for producing one or more electrical contacts on a component, comprising (a) applying one or more coatings on the component, where at least one of the coatings is a coating of an electrically conductive material, (b) applying a self-passivating metal or semiconductor and/or a dielectric material on the coated component, (c) structuring the passivating coating by laser treatment or etching, (d) contacting the structured coating with an electroplating bath, (e) etching the regions not covered with the galvanically deposited metal.

First claim

Opening claim text (preview).

The invention claimed is: 1. A process for producing one or more electrical contacts on a component having a front side and a back side, comprising the following steps: (a) applying one or more coatings on the front side and/or back side of the component to obtain a coated component, where at least one of the coatings is a coating of an electrically conductive material, (b) applying a self-passivating metal or semiconductor on the coated component to obtain a passivating coating, (c) treating defined regions of the passivating coating with a laser or by etching to obtain a structured coating, (d) contacting the structured coating with an electroplating bath, wherein a metal is galvanically deposited in the regions treated with the laser or the etching medium, (e) etching the regions not covered with the galvanically deposited metal until the front side and/or back side of the component has been exposed in these regions. 2. The process as claimed in claim 1 , wherein the component is an electrical component, especially a solar cell or a precursor of a solar cell, a light-emitting diode or a precursor of a light-emitting diode, or a precursor of a printed circuit board. 3. The process as claimed in claim 2 , wherein the solar cell is a heterojunction solar cell. 4. The process as claimed in claim 1 , wherein the electrically conductive material of the coating in step (a) is a metal, selected from the group consisting of copper, nickel, indium, tin, zinc, chromium, iron, cobalt or a noble metal and an alloy of one of these metals. 5. The process as claimed in claim 1 , wherein the coating of the electrically conductive material is the outermost of the coatings applied in step (a); or wherein another coating of thermally evaporable material, selected from the group consisting of magnesium fluoride, magnesium oxide, bismuth oxide, magnesium and tin, is applied atop the coating of the electrically conductive material and this coating is the outermost of the coatings applied in step (a). 6. The process as claimed in claim 1 , wherein the coating of the electrically conductive material and, if present, the one or more optional coatings are applied in step (a) via a gas phase deposition. 7. The process as claimed in claim 1 , wherein the self-passivating metal in step (b) is aluminum or titanium; and/or wherein the self-passivating semiconductor in step (b) is silicon. 8. The process as claimed in claim 1 , wherein the passivating coating in step (b) is a multilayer passivating coating further comprising a dielectric coating of a dielectric material and wherein the dielectric material in step (b) is an oxide, a nitride or an oxynitride of a metal or of a semiconductor. 9. The process as claimed in claim 1 , wherein the passivating coating in step (b) is applied via a gas phase deposition. 10. The process as claimed in claim 1 , wherein, in step (c), the passivating coating is removed in the treated regions and the coating of the electrically conductive material that has been applied in step (a) is at least partly exposed. 11. The process as claimed in claim 1 , wherein the etching in step (c) includes an application of an etchant by a printing method; and/or the etching is an electrochemical etching operation. 12. The process as claimed in claim 1 , wherein the galvanic deposition of the metal in step (d) is effected by means of pulsed current with cathodic and anodic current pulses. 13. A metallized component obtainable by the process as claimed in claim 1 .

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10808330B2 cover?
The present invention relates to a process for producing one or more electrical contacts on a component, comprising (a) applying one or more coatings on the component, where at least one of the coatings is a coating of an electrically conductive material, (b) applying a self-passivating metal or semiconductor and/or a dielectric material on the coated component, (c) structuring the passivating …
Who is the assignee on this patent?
Fraunhofer Ges Forschung
What technology area does this patent fall under?
Primary CPC classification H10F77/211. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Oct 20 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).