Capacitor assembly

US10748711B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10748711-B2
Application numberUS-201716090200-A
CountryUS
Kind codeB2
Filing dateFeb 23, 2017
Priority dateMar 31, 2016
Publication dateAug 18, 2020
Grant dateAug 18, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

The present invention relates to a capacitor assembly ( 1 ) which comprises at least one ceramic multilayer capacitor ( 2 ) comprising ceramic layers ( 4 ) and first and second electrodes ( 5 a, 5 b ) arranged therebetween, and a base ( 3 ). The base ( 3 ) comprises a substrate ( 9 ) and conductor tracks ( 10 a, 10 b ), wherein the conductor tracks ( 10 a, 10 b ) lead from a top side ( 11 ) of the substrate ( 9 ) said top side facing toward the multilayer capacitor ( 2 ), to an underside ( 12 ) of the substrate ( 9 ), said underside facing away from the multilayer capacitor ( 2 ). The multilayer capacitor ( 2 ) is mechanically secured on the base ( 3 ). The first electrodes ( 5 a ) and the second electrodes ( 5 c ) are electrically contacted with the conductor tracks ( 10 a, 10 b ).

First claim

Opening claim text (preview).

The invention claimed is: 1. A capacitor assembly comprising a plurality of multilayer capacitors including a first multilayer capacitor and a second multilayer capacitor, each comprising ceramic layers and first and second electrodes arranged therebetween, and a base comprising a substrate and conductor tracks wherein the conductor tracks lead from a top side of the substrate, said top side facing toward the plurality of multilayer capacitors, to an underside of the substrate, said underside facing away from the plurality of multilayer capacitors, wherein the base further comprises at least one slot extending between the first and second multilayer capacitors without cutting the base into two separate parts, wherein each of the plurality of multilayer is capacitors are mechanically secured on the base and wherein the first and second electrodes are electrically contacted with the conductor tracks, wherein each of the plurality of multilayer capacitors comprise external contacts arranged on an outer surface facing toward the base to provide a single-sided connection. 2. The capacitor assembly according to claim 1 , wherein the first and the second electrodes of each of the plurality of multilayer capacitors bear against the outer surface facing toward the base. 3. The capacitor assembly according to claim 1 , wherein each of the plurality of multilayer capacitors comprises a first external contact and a second external contact, which are arranged on the outer surface, wherein the first electrodes are connected to one of the conductor tracks via the first external contact, and wherein the second electrodes are connected to one of the conductor tracks via the second external contact. 4. The capacitor assembly according to claim 1 , wherein each of the plurality of multilayer capacitors bears by at least half of a first outer surface directly on the base. 5. The capacitor assembly according to claim 1 , wherein each of the plurality of multilayer capacitors is connected to the base by a layer comprising silver. 6. The capacitor assembly according to claim 1 , wherein each of the plurality of multilayer capacitors is connected to the base by a layer formed by applying a paste and subsequent sintering. 7. The capacitor assembly according to claim 1 , wherein the first multilayer capacitor and the second multilayer capacitor are connected in parallel with one another. 8. The capacitor assembly according to claim 1 , wherein the capacitor assembly is an SMD device. 9. The capacitor assembly according to claim 1 , wherein the material and the thickness of the substrate and also the material and the thickness of the conductor tracks are chosen such that the base has a coefficient of thermal expansion that is adapted to a coefficient of thermal expansion of the plurality of multilayer capacitors. 10. The capacitor assembly according to claim 1 , wherein the base and the plurality of multilayer capacitors have a same width. 11. The capacitor assembly according to claim 1 , wherein the substrate comprises silicon nitride, aluminum oxide or aluminum nitride. 12. The capacitor assembly according to claim 1 , wherein the conductor tracks consist of copper. 13. The capacitor assembly according to claim 1 , wherein the conductor tracks have a thickness of between 0.05 mm and 1.0 mm.

Assignees

Inventors

Classifications

  • Ceramic dielectrics {(H01G4/085 takes precedence)} · CPC title

  • Multiple capacitors, i.e. structural combinations of fixed capacitors · CPC title

  • for surface mounting, e.g. chip capacitors · CPC title

  • H01G4/30Primary

    Stacked capacitors (H01G4/33 takes precedence) · CPC title

  • electrically connecting two or more layers of a stacked or rolled capacitor · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10748711B2 cover?
The present invention relates to a capacitor assembly ( 1 ) which comprises at least one ceramic multilayer capacitor ( 2 ) comprising ceramic layers ( 4 ) and first and second electrodes ( 5 a, 5 b ) arranged therebetween, and a base ( 3 ). The base ( 3 ) comprises a substrate ( 9 ) and conductor tracks ( 10 a, 10 b ), wherein the conductor tracks ( 10 a, 10 b ) lead from …
Who is the assignee on this patent?
Epcos Ag, Tdk Electronics Ag
What technology area does this patent fall under?
Primary CPC classification H01G4/30. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Aug 18 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).