Migrating tasks between asymmetric computing elements of a multi-core processor
US-10185566-B2 · Jan 22, 2019 · US
US10733017B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10733017-B2 |
| Application number | US-201515115641-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jan 29, 2015 |
| Priority date | Jan 29, 2014 |
| Publication date | Aug 4, 2020 |
| Grant date | Aug 4, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
Provided is a task scheduling method. The method may include: assigning a task to one of first processing units functionally connected to an electronic device; and migrating, at least partially on the basis of a performance control condition related to the task, the task to one of second processing units for processing.
Opening claim text (preview).
The invention claimed is: 1. A method for scheduling tasks using a heterogeneous multiple processor cores including first processor cores and second processor cores in an electronic device, the method comprising: generating a plurality of tasks based on executing an application; classifying the plurality of tasks based on workload performance of each task into high-workload tasks or low-workload tasks, wherein the high-workload tasks are assigned to the first processor cores and the low-workload tasks are assigned to the second processor cores, and wherein the workload performance of the high-workload tasks is above a threshold value, and the workload performance of the low-workload tasks is below or equal to the threshold value; detecting a touch input related to the application, while processing the high-workload tasks in the first processor cores and the low-workload tasks in the second processor cores; in response to the touch input, migrating a portion of the low-workload tasks from the second processor cores to the first processor cores regardless of a power level of the electronic device; processing the migrated portion of the low-workload tasks and the high-workload tasks in the first processor cores; and when no touch input is detected for a preset time in connection with the application, migrating a portion of the low-workload tasks that migrated to the first processor cores to the second processor cores based on the workload performance of each task, wherein the first processor cores comprise higher performance processors than the second processor cores, and wherein the first processor cores are high-performance processor cores, and the second processor cores are low-performance processor cores. 2. The method of claim 1 , wherein each of the first processor cores is a minimum entity with a processing capability for executing instructions of the high-workload tasks. 3. The method of claim 1 , wherein the low-performance processor cores are low-power processor cores. 4. The method of claim 1 , wherein a performance control condition that is related to the application comprises application execution, loading of a website, downloading or uploading of content, an operating system booting up, or wired/wireless data transmission. 5. An electronic device comprising: a heterogeneous multi-core processor including first processor cores and second processor cores, wherein the heterogeneous multi-core processor is configured to: detect an event that triggers a performance control condition, generate a plurality of tasks based on executing an application, classify the plurality of tasks based on workload performance of each task, into high-workload tasks or low-workload tasks, wherein the high-workload tasks are assigned to the first processor cores and the low-workload tasks are assigned to the second processor cores, and wherein the workload performance of the high-workload tasks is above a threshold value, and the workload performance of the low-workload tasks is below or equal to the threshold value, detect a touch input related to the application, while processing the high-workload tasks in the first processor cores and the low-workload tasks in the second processor cores, in response to the touch input, migrate a portion of the low-workload tasks from the second processor cores to the first processor cores regardless of a power level of the electronic device, process the migrated portion of the low-workload tasks and the high-workload tasks in the first processor cores, and when no touch input is detected for a preset time in connection with the application, migrate a portion of the low-workload tasks that were migrated to the first processor cores to any one of the second processor cores based on the workload performance of each task, wherein the first processor cores comprise higher performance processors than the second processor cores, and wherein the first processor cores are high-performance processor cores, and the second processor cores are low-performance processor cores. 6. The electronic device of claim 5 , wherein the first processor cores and the second processor cores constitute one or more independent processors. 7. The electronic device of claim 5 , wherein the performance control condition comprises application execution, loading of a website, downloading or uploading of content, an operating system booting up, or wired/wireless data transmission. 8. The electronic device of claim 5 , wherein each of the first processor cores is a minimum entity with a processing capability for executing instructions of the high-workload tasks. 9. The electronic device of claim 5 , wherein the first processor cores are the high-performance processor cores and the second processor cores are the low-performance processor cores. 10. The electronic deVice of claim 9 , wherein the low-performance processor cores are low-power processor cores. 11. A non-transitory storage medium storing instructions causing an electronic device to execute a task scheduling method, wherein the instructions, when executed by the electronic device, are configured to cause the electronic device to: generate a plurality of tasks based on executing an application; classify the plurality of tasks based on workload performance of each task, into high-workload tasks or low-workload tasks, wherein the high-workload tasks are assigned to first processor cores and the low-workload tasks are assigned to second processor cores, and wherein the workload performance of the high-workload tasks is above a threshold value, and workload performance of the low-workload tasks is below or equal to the threshold value; detect a touch input related to the application, while processing the high-workload tasks in the first processor cores and the low-workload tasks in the second processor cores; in response to the touch input, migrate a portion of the low-workload tasks from the second processor cores to the first processor cores regardless of a power level of the electronic device; process the migrated portion of the low-workload tasks and the high-workload tasks in the first processor cores; and when no touch input is detected for a preset time in connection with the application, migrate a portion of the low-workload tasks that were migrated to the first processor cores to any one of the second processor cores based on the workload performance of each task; wherein the first processor cores comprise higher performance processors than the second processor cores, and wherein the first processor cores are high-performance processor cores, and the second processor cores are low-performance processor cores.
involving task migration · CPC title
Energy efficient computing, e.g. low power processors, power management or thermal management · CPC title
Workload threshold · CPC title
where the allocation takes into account power or heat criteria (power management in computers in general G06F1/3203; thermal management in computers in general G06F1/206) · CPC title
taking into account power or heat criteria (power management in computers in general G06F1/3203; thermal management in computers in general G06F1/206) · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.