Display device and manufacturing method thereof

US10684520B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10684520-B2
Application numberUS-201816207535-A
CountryUS
Kind codeB2
Filing dateDec 3, 2018
Priority dateJan 6, 2016
Publication dateJun 16, 2020
Grant dateJun 16, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display device includes: a first substrate; a gate line on the first substrate, where the gate line extends in a first direction; a data line on the first substrate, where the data line extends in a second direction which intersects the first direction; a thin film transistor connected to the gate line and the data line; a passivation layer on the gate line, the data line and the thin film transistor, where the passivation layer includes a recessed portion; a light blocking portion on the recessed portion of the passivation layer; a main column spacer which protrudes upwardly from the light blocking portion; and a sub-column spacer which protrudes upwardly from the light blocking portion, where the sub-column spacer is spaced apart from the main column spacer.

First claim

Opening claim text (preview).

What is claimed is: 1. A display device comprising: a first substrate; a first color filter on the first substrate; a second color filter on the first substrate, wherein the second color filter has a color different from a color of the first color filter; a light blocking portion on the first color filter and the second color filter, a main column spacer which protrudes from the light blocking portion; a sub-column spacer which protrudes from the light blocking portion, wherein the sub-column spacer is spaced apart from the main column spacer; wherein the first color filter and the second color filter overlap each other in a border area thereof, and wherein the light blocking portion overlaps the border area in which the first color filter and the second color filter overlap each other. 2. The display device as claimed in claim 1 , wherein the main column spacer has a height greater than a height of the sub-column spacer with respect to a surface of the light blocking portion. 3. The display device as claimed in claim 1 , wherein the light blocking portion, the main column spacer and the sub-column spacer comprise a same material as each other. 4. The display device as claimed in claim 1 , wherein the light blocking portion has a thickness in a range of about 0.5 micrometer to about 2.5 micrometers. 5. The display device as claimed in claim 1 , further comprising: a second substrate on the light blocking portion to oppose the first substrate; and a liquid crystal layer between the first substrate and the second substrate. 6. The display device as claimed in claim 1 , further comprising: a gate line between the first substrate and the passivation layer, wherein the gate line extends in a first direction; a data line between the first substrate and the passivation layer, wherein the data line extends in a second direction which intersects the first direction; a thin film transistor connected to the gate line and the data line; and a passivation layer on the gate line, the data line and the thin film transistor, wherein the passivation layer comprises a recessed portion. 7. The display device as claimed in claim 6 , wherein at least one of the main column spacer and the sub-column spacer overlaps the thin film transistor. 8. The display device as claimed in claim 6 , wherein the light blocking portion is disposed only on the recessed portion of the passivation layer. 9. The display device as claimed in claim 6 , wherein the recessed portion has a depth in a range of about 10% to about 200% of a thickness of the light blocking portion. 10. The display device as claimed in claim 6 , wherein at least a portion of the recessed portion overlaps at least one of the gate line and the data line. 11. The display device as claimed in claim 6 , wherein the passivation layer is disposed between the light blocking portion and the first, second color filter. 12. The display device as claimed in claim 6 , wherein the main column spacer and the sub-column spacer overlaps the recessed portion in a plan view.

Assignees

Inventors

Classifications

  • in which the switching element is a three-electrode device {(G02F1/136277 takes precedence)} · CPC title

  • Wiring, e.g. gate line, drain line · CPC title

  • Patterning using multi-mask exposure · CPC title

  • Light shielding layers, e.g. black matrix, incorporated in the active matrix substrate, e.g. structurally associated with the switching element · CPC title

  • Spacer materials; Spacer properties · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10684520B2 cover?
A display device includes: a first substrate; a gate line on the first substrate, where the gate line extends in a first direction; a data line on the first substrate, where the data line extends in a second direction which intersects the first direction; a thin film transistor connected to the gate line and the data line; a passivation layer on the gate line, the data line and the thin film tr…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification G02F1/136209. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jun 16 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 1 related publication on this page (citations in our corpus or others sharing the same primary CPC).