Thin film transistor array substrate, method for manufacturing the same, and display device

US10651212B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10651212-B2
Application numberUS-201916388349-A
CountryUS
Kind codeB2
Filing dateApr 18, 2019
Priority dateNov 13, 2014
Publication dateMay 12, 2020
Grant dateMay 12, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A thin film transistor array substrate, a method for manufacturing the same and a display device are provided. The TFT array substrate includes: a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate. The TFT array substrate further includes: a pixel electrode, arranged on the gate insulation layer, overlapped with and jointed to the drain electrode; a passivation layer, arranged on the gate insulation layer and a channel between the source and drain electrodes; and a common electrode line, arranged on a plane identical to the pixel electrode.

First claim

Opening claim text (preview).

What is claimed is: 1. A thin film transistor (TFT) array substrate, comprising: a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate, wherein the TFT array substrate further comprises: a pixel electrode, arranged on the gate insulation layer, overlapped with and jointed to the drain electrode; a passivation layer, arranged on the gate insulation layer and a channel between the source and drain electrodes; and a common electrode line, arranged in a layer different from the common electrode and arranged on a plane identical to the pixel electrode. 2. The TFT array substrate according to claim 1 , wherein the common electrode line is made of a same material as the pixel electrode. 3. The TFT array substrate according to claim 2 , further comprising: a transparent conductive thin film protective portion, arranged between the gate electrode and the substrate, wherein the transparent conductive thin film protective portion is arranged at a same layer and made of a same material as the common electrode; a common electrode line connection portion, arranged on the common electrode and comprising a first transparent conductive layer and a gate metal layer, wherein the common electrode is connected to the common electrode line via the common electrode line connection portion. 4. The TFT array substrate according to claim 3 , further comprising: a gate electrode protective layer, arranged between the gate electrode and the gate insulation layer; wherein the common electrode line connection portion further comprises a second transparent conductive layer arranged at a same layer and made of a same material as the gate electrode protective layer. 5. The TFT array substrate according to claim 2 , further comprising: a source electrode protective portion covering the source electrode and arranged at a same layer and made of a same material as the pixel electrodes. 6. A display device, comprising: a thin film transistor (TFT) array substrate; wherein the thin film transistor array substrate comprises: a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate, wherein the TFT array substrate further comprises: a pixel electrode, arranged on the gate insulation layer, overlapped with and jointed to the drain electrode; a passivation layer, arranged on the gate insulation layer and a channel between the source and drain electrodes; and a common electrode line, arranged in a layer different from the common electrode and arranged on a plane identical to the pixel electrode. 7. The display device according to claim 6 , wherein the common electrode line is made of a same material as the pixel electrode. 8. The display device according to claim 7 , wherein the TFT array substrate further comprises: a transparent conductive thin film protective portion, arranged between the gate electrode and the substrate, wherein the transparent conductive thin film protective portion is arranged at a same layer and made of a same material as the common electrode; a common electrode line connection portion, arranged on the common electrode and comprising a first transparent conductive layer and a gate metal layer, wherein the common electrode is connected to the common electrode line via the common electrode line connection portion. 9. The display device according to claim 8 , wherein the TFT array substrate further comprises: a gate electrode protective layer, arranged between the gate electrode and the gate insulation layer; wherein the common electrode line connection portion further comprises a second transparent conductive layer arranged at a same layer and made of a same material as the gate electrode protective layer. 10. The display device according to claim 7 , wherein the TFT array substrate further comprises: a source electrode protective portion covering the source electrode and arranged at a same layer and made of a same material as the pixel electrodes.

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10651212B2 cover?
A thin film transistor array substrate, a method for manufacturing the same and a display device are provided. The TFT array substrate includes: a substrate, and a gate electrode, a common electrode, a gate insulation layer, an active layer, a source electrode and a drain electrode arranged on the substrate. The TFT array substrate further includes: a pixel electrode, arranged on the gate insul…
Who is the assignee on this patent?
Boe Technology Group Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L27/1288. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue May 12 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).