Two-wire communication systems and applications

US10649948B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10649948-B2
Application numberUS-201916427131-A
CountryUS
Kind codeB2
Filing dateMay 30, 2019
Priority dateOct 5, 2011
Publication dateMay 12, 2020
Grant dateMay 12, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Disclosed herein are two-wire communication systems and applications thereof. In some embodiments, a slave node transceiver for low latency communication may include upstream transceiver circuitry to receive a first signal transmitted over a two-wire bus from an upstream device and to provide a second signal over the two-wire bus to the upstream device; downstream transceiver circuitry to provide a third signal downstream over the two-wire bus toward a downstream device and to receive a fourth signal over the two-wire bus from the downstream device; and clock circuitry to generate a clock signal at the slave node transceiver based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the node transceiver is based on the clock signal.

First claim

Opening claim text (preview).

What is claimed is: 1. Entertainment equipment with low-latency communication capability, comprising: an audio device; and a node transceiver, including: upstream transceiver circuitry to receive a first signal transmitted over two upstream wires of a two-wire bus from an upstream equipment and to provide a second signal over the two upstream wires of the two-wire bus to the upstream equipment; clock circuitry to generate a clock signal at the node transceiver based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the node transceiver is based on the clock signal; power circuitry to receive a voltage bias between the two upstream wires of the two-wire bus from the upstream equipment; and interface circuitry to communicate with the audio device. 2. The entertainment equipment of claim 1 , wherein the audio device includes a musical instrument. 3. The entertainment equipment of claim 1 , wherein the audio device includes an amplifier. 4. The entertainment equipment of claim 1 , wherein the audio device includes a mixing console. 5. The entertainment equipment of claim 1 , wherein the audio device includes an amplifier. 6. The entertainment equipment of claim 1 , wherein the audio device includes time coding equipment. 7. The entertainment equipment of claim 1 , wherein the audio device includes a microphone. 8. The entertainment equipment of claim 1 , wherein the upstream equipment includes a node transceiver and an audio device. 9. The entertainment equipment of claim 1 , wherein the node transceiver further includes downstream transceiver circuitry to provide a third signal downstream over two downstream wires of the two-wire bus toward a downstream equipment and to receive a fourth signal over the two downstream wires of the two-wire bus from the downstream equipment. 10. The entertainment equipment of claim 1 , wherein the node transceiver is located in a housing of the audio device. 11. The entertainment equipment of claim 1 , wherein the node transceiver is in a cable of the audio device. 12. A master console for an entertainment system, comprising: a host device; and a master node in communication with the host device, wherein the master node includes: clock circuitry to generate a clock signal, downstream transceiver circuitry to provide a first signal downstream over two downstream wires of a two-wire bus toward a downstream entertainment equipment and to receive a second signal over the two downstream wires of the two-wire bus from the downstream entertainment equipment, wherein a preamble of a synchronization control frame of the first signal is based on the clock signal, and the downstream entertainment equipment generates its own clock signal based on the preamble, and power circuitry to provide a voltage bias between the two downstream wires of the two-wire bus. 13. The master console of claim 12 , wherein the downstream entertainment equipment includes a musical instrument, a speaker, a mixing console, an amplifier, or time coding equipment. 14. The master console of claim 12 , wherein the downstream entertainment equipment includes lighting equipment or pyrotechnics equipment. 15. The master console of claim 12 , wherein the downstream entertainment equipment includes a video display. 16. An audiovisual equipment system, comprising: an upstream audiovisual equipment including a first node transceiver; and a downstream audiovisual equipment, including a second node transceiver, coupled to the upstream audiovisual equipment by a two-wire bus; wherein: the first node transceiver includes downstream transceiver circuitry to receive a second signal transmitted over the two-wire bus from the downstream audiovisual equipment and to provide a first signal over the two-wire bus to the downstream audiovisual equipment; the second node transceiver includes upstream transceiver circuitry to receive the first signal transmitted over the two-wire bus from the upstream audiovisual equipment and to provide the second signal over the two-wire bus to the upstream audiovisual equipment; the second node transceiver includes clock circuitry to generate a clock signal based on a preamble of a synchronization control frame in the first signal, wherein timing of the receipt and provision of signals over the two-wire bus by the second node transceiver is based on the clock signal; and the first node transceiver includes power circuitry to provide a voltage bias between the wires of the two-wire bus to the downstream audiovisual equipment. 17. The audiovisual equipment system of claim 16 , wherein the first node transceiver is a master node transceiver and the second node transceiver is a slave node transceiver. 18. The audiovisual equipment system of claim 16 , wherein the downstream audiovisual equipment includes an audio equipment. 19. The audiovisual equipment system of claim 16 , wherein the downstream audiovisual equipment includes a visual display equipment. 20. The audiovisual equipment system of claim 16 , wherein the downstream audiovisual equipment includes a musical instrument or an amplifier.

Assignees

Inventors

Classifications

  • using a clocked protocol · CPC title

  • characterised by the network communication · CPC title

  • Power supply means, e.g. regulation thereof (for memories G11C) · CPC title

  • G06F13/426Primary

    using an embedded synchronisation, e.g. Firewire bus, Fibre Channel bus, SSA bus · CPC title

  • the information being in digital form · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10649948B2 cover?
Disclosed herein are two-wire communication systems and applications thereof. In some embodiments, a slave node transceiver for low latency communication may include upstream transceiver circuitry to receive a first signal transmitted over a two-wire bus from an upstream device and to provide a second signal over the two-wire bus to the upstream device; downstream transceiver circuitry to provi…
Who is the assignee on this patent?
Analog Devices Inc
What technology area does this patent fall under?
Primary CPC classification G06F13/426. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue May 12 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 3 related publications on this page (citations in our corpus or others sharing the same primary CPC).