Display panel comprising module hole and blocking groove in display area and electronic device having the same

US10615369B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10615369-B2
Application numberUS-201815922745-A
CountryUS
Kind codeB2
Filing dateMar 15, 2018
Priority dateAug 11, 2017
Publication dateApr 7, 2020
Grant dateApr 7, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A display panel includes: a base substrate including a front surface and a rear surface, and a display area and a periphery area adjacent to the display area when viewed in a plane; a pixel layer including a plurality of pixels in the display area; and a cover layer on the base substrate and including an inorganic material, and the base substrate includes: a module hole defined in the display area and passing through the front surface and the rear surface of the base substrate; and a blocking groove adjacent to the module hole and recessed from the front surface of the base substrate, and the cover layer includes a passing-through portion covering the front surface of the base substrate and overlapping the blocking groove.

First claim

Opening claim text (preview).

What is claimed is: 1. A display panel comprising: a base substrate comprising a front surface and a rear surface, and including a display area and a periphery area adjacent to the display area in a plan view; a pixel layer comprising a plurality of pixels in the display area, and the pixel layer comprising a thin film transistor comprising a semiconductor pattern disposed on the base substrate; and a cover layer on the base substrate and containing an inorganic material, wherein the base substrate comprises: a module hole defined in the display area and passing through the front surface and the rear surface of the base substrate; and a blocking groove defined in the display area and adjacent to the module hole, and recessed from the front surface of the base substrate, and wherein the cover layer covers the front surface of the base substrate and comprises a passing-through portion overlapping the blocking groove. 2. The display panel according to claim 1 , wherein the base substrate comprises: a first base layer containing an organic material and comprising the rear surface of the base substrate; and a first barrier layer containing an inorganic material and arranged on the first base layer to define the front surface of the base substrate, and wherein the blocking groove comprises: a passing-through portion passing through the first barrier layer; and a recessed portion defined in the first base layer by overlapping the passing-through portion passing through the first barrier layer, and wherein a width of the passing-through portion of the cover layer is equal to or less than a width of the passing-through portion passing through the first barrier layer. 3. The display panel according to claim 2 , wherein a width of the recessed portion is greater than the width of the passing-through portion passing through the first barrier layer. 4. The display panel according to claim 2 , wherein the base substrate further comprises: a second base layer between the first base layer and the first barrier layer and containing an organic material; and a second barrier layer between the first base layer and the first barrier layer and containing an inorganic material, and wherein the first barrier layer and the second barrier layer are alternately arranged with the first base layer and the second base layer. 5. The display panel according to claim 4 , wherein the blocking groove further comprises: a passing-through portion passing through the second barrier layer; and a passing-through portion passing through the second base layer, and wherein a width of the passing-through portion passing through the second barrier layer is less than a width of the passing-through portion passing through the second base layer. 6. The display panel according to claim 1 , wherein the pixel layer comprises: a thin film device layer on the base substrate and comprising the thin film transistor; and a display device layer on the base substrate and comprising an organic light emitting device connected to the thin film transistor, and wherein the cover layer comprises a portion of the display device layer and the thin film device layer. 7. The display panel according to claim 6 , wherein the cover layer comprises an inorganic film or a metal film. 8. The display panel according to claim 6 , wherein the organic light emitting device comprises: a first electrode; an organic layer on the first electrode; and a second electrode on the organic layer, and wherein the thin film device layer comprises a plurality of conductive layers and a plurality of insulation layers, and the cover layer extends from at least one of the conductive layers, the insulation layers, and the first electrode. 9. The display panel according to claim 8 , wherein the display device layer further comprises a sealing member on the organic light emitting device, wherein the sealing member covers the blocking groove and the passing-through portion of the cover layer. 10. The display device according to claim 9 , wherein the sealing member comprises: a first inorganic film; a second inorganic film on the first inorganic film; and an organic film between the first inorganic film and the second inorganic film, wherein the first inorganic film and the second inorganic film on the organic light emitting device are spaced from each other with the organic film therebetween, and are in contact with each other within the blocking groove. 11. An electronic device comprising: a display panel comprising a plurality of pixels, and a base substrate comprising a front surface including a display area in which the pixels are arranged and a periphery area adjacent to the display area, and a rear surface opposite to the front surface, each of the plurality of pixels comprising a thin film transistor comprising a semiconductor pattern disposed on the front surface; and an electronic module electrically connected to the display panel, wherein the base substrate comprises: a module hole defined in the display area and passing through the front surface and the rear surface of the base substrate; and a blocking groove defined in the display area and adjacent to the module hole, and recessed from the front surface of the base substrate, and wherein the electronic module overlaps the module hole in a plan view. 12. The electronic device according to claim 11 , wherein the electronic module comprises at least one of a voice output module, an image capturing module, and a light receiving module. 13. The electronic device according to claim 11 , wherein the blocking groove has a shape of a closed curve surrounding the module hole when viewed in a plane. 14. The electronic device according to claim 11 , wherein the base substrate comprises: a first base layer containing an organic material and comprising the rear surface of the base substrate; a first barrier layer containing an inorganic material and arranged on the first base layer to comprise the front surface of the base substrate; a second base layer containing an organic material and arranged between the first base layer and the first barrier layer, and a second barrier layer containing an inorganic material and arranged between the first base layer and the second base layer, and wherein the blocking groove passes through the first barrier layer, the second barrier layer, and the second base layer, and is defined by a portion of the first base layer being recessed. 15. The electronic device according to claim 14 , wherein the first barrier layer protrudes from the second base layer within the blocking groove, and the second barrier layer protrudes from the first barrier layer within the blocking groove. 16. The electronic device according to claim 11 , wherein each of the plurality of the pixels comprises: the thin film transistor comprising a control electrode, an input electrode, an output electrode, and the semiconductor pattern; and an organic light emitting device comprising a first electrode connected to the thin film transistor, a second electrode on the first electrode, a light emitting layer, and an organic layer between the first electrode and the second electrode and comprising a charge control layer, wherein the organic layer comprises a portion comprising a first edge that is cut off along the module hole, and a second edge overlapping the thin film transistor and cut off along the blocking groove, wherein the portion comprising the first edge and the portion comprising the second edge are spaced apart from each other with the blocking groove therebet

Assignees

Inventors

Classifications

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10615369B2 cover?
A display panel includes: a base substrate including a front surface and a rear surface, and a display area and a periphery area adjacent to the display area when viewed in a plane; a pixel layer including a plurality of pixels in the display area; and a cover layer on the base substrate and including an inorganic material, and the base substrate includes: a module hole defined in the display a…
Who is the assignee on this patent?
Samsung Display Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L51/5253. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Apr 07 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 10 related publications on this page (citations in our corpus or others sharing the same primary CPC).