Carrier and a method for processing a carrier
US-2015162253-A1 · Jun 11, 2015 · US
US10580663B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10580663-B2 |
| Application number | US-201715695088-A |
| Country | US |
| Kind code | B2 |
| Filing date | Sep 5, 2017 |
| Priority date | Sep 7, 2016 |
| Publication date | Mar 3, 2020 |
| Grant date | Mar 3, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A method for forming a microelectromechanical device is shown. The method comprises forming a cavity in a semiconductor substrate material, wherein the semiconductor substrate material comprises an opening for providing access to the cavity through a main surface area of the semiconductor substrate material. In a further step, the method comprises forming a support structure having a support structure material different from the semiconductor substrate material to close the opening at least partially by mechanically connecting the main surface area of the semiconductor substrate material with the bottom of the cavity. Furthermore, the method comprises a step of forming a lamella structure in the main surface area above the cavity such that the lamella structure is held spaced apart from the bottom of the cavity by the support structure.
Opening claim text (preview).
The invention claimed is: 1. A method for forming a microelectromechanical device, the method comprising: forming a cavity in a semiconductor substrate material, wherein the semiconductor substrate material comprises an opening for providing access to the cavity through a main surface area of the semiconductor substrate material; forming a support structure having a support structure material different from the semiconductor substrate material to close the opening at least partially by mechanically connecting the main surface area of the semiconductor substrate material with a bottom of the cavity, the forming of the support structure including the support structure material directly contacting a bottom surface of the bottom of the cavity; and forming a lamella structure in the main surface area of the semiconductor substrate material above the cavity such that the lamella structure is held spaced apart from the bottom of the cavity by the support structure, wherein forming the lamella structure includes forming a circumferential trench in the main surface area of the semiconductor substrate material into the cavity after the support structure is formed. 2. The method according to claim 1 , wherein the forming of the support structure comprises depositing the support structure material from the bottom of the cavity to the main surface area of the semiconductor substrate material. 3. The method according to claim 1 , wherein the support structure material comprises an isolating material. 4. The method according to claim 1 , wherein the forming of the support structure comprises a high density plasma oxide deposition. 5. The method according to claim 1 , wherein the forming of the support structure comprises at least partially closing the opening such that at least a part of the cavity remains in the semiconductor substrate material. 6. The method according to claim 1 , wherein the forming of the cavity comprises a silicon-on-nothing process or a Venezia process comprising forming small-scale openings in the semiconductor substrate material, connecting bottoms of the small-scale openings in the semiconductor substrate material to form the cavity, and closing the small-scale openings in the semiconductor substrate material above the cavity. 7. The method according to claim 6 , further comprising: forming the opening with a greater size than the small-scale openings in the semiconductor substrate material during the silicon-on-nothing process or the Venezia process, wherein the opening remains open when the small-scale openings in the semiconductor substrate material are closed. 8. The method according to claim 1 , wherein the circumferential trench encloses the support structure, and wherein the circumferential trench separates the lamella structure from the semiconductor substrate material at the main surface area of the semiconductor substrate material. 9. The method according to claim 1 , wherein the opening is formed such that a cross sectional area of the opening is smaller than 10% of a cross-sectional area of the cavity. 10. A microelectromechanical device, comprising: a semiconductor substrate material comprising a cavity, wherein the cavity is at least partially covered by a main surface area of the semiconductor substrate material; a support structure of a support structure material different from the semiconductor substrate material to mechanically connect the main surface area of the semiconductor substrate material with a bottom of the cavity, wherein the support structure material directly contacts a bottom surface of the bottom of the cavity; and a lamella structure in the main surface area of the semiconductor substrate material above the cavity such that the lamella structure is held spaced apart from the bottom of the cavity by the support structure, wherein the lamella structure includes a circumferential trench in the main surface area of the semiconductor substrate material into the cavity after the support structure is formed. 11. The microelectromechanical device of claim 10 , wherein the bottom of the cavity defines a depth measured substantially perpendicular to the main surface area of the semiconductor substrate material. 12. The microelectromechanical device of claim 10 , wherein the support structure includes the support structure material deposited from the bottom of the cavity to the main surface area of the semiconductor substrate material. 13. The microelectromechanical device of claim 10 , wherein the support structure material comprises an isolating material. 14. The microelectromechanical device of claim 10 , wherein the support structure material comprises a high density plasma oxide deposition. 15. The microelectromechanical device of claim 10 , wherein the semiconductor substrate material comprises an opening for providing access to the cavity through a main surface area of the semiconductor substrate material, and wherein the support structure is formed by at least partially closing the opening such that at least a part of the cavity remains in the semiconductor substrate material. 16. The microelectromechanical device according to claim 10 , wherein the circumferential trench encloses the support structure, and wherein the circumferential trench separates the lamella structure from the semiconductor substrate material at the main surface area of the semiconductor substrate material. 17. The microelectromechanical device according to claim 15 , wherein the opening is formed such that a cross sectional area of the opening is smaller than 10% of a cross-sectional area of the cavity.
Arrangements of deformable or non-deformable structures, e.g. membrane and cavity for use in a transducer · CPC title
Electrical characteristics, e.g. reducing driving voltage, improving resistance to peak voltage · CPC title
Electricity · mapped topic
Subject matter not provided for in other groups of this subclass · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.