Hermetic sealed electrical connector with high-speed transmission for hard disk drive

US10575424B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10575424-B2
Application numberUS-201716086513-A
CountryUS
Kind codeB2
Filing dateFeb 20, 2017
Priority dateMar 24, 2016
Publication dateFeb 25, 2020
Grant dateFeb 25, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Embodiments disclosed herein generally relate to hermetic electrical connectors used in hard disk drives. The hermetic electrical connector includes a barrier structure having a first plurality of connecting pads disposed on a first surface of the barrier structure and a second plurality of connecting pads disposed on a second surface of the barrier structure opposite the first surface. A plurality of conductors is disposed within the barrier structure, and each conductor is coupled to a connecting pad of the first plurality of connecting pads and a corresponding connecting pad of the second plurality of connecting pads. The barrier structure further includes a dielectric material between the first and second surfaces, and one or more layers embedded in the dielectric material. The addition of the layers helps choke the helium gas flow, thus improving sealing of the electrical connector while maintaining high-speed electrical transmission.

First claim

Opening claim text (preview).

What is claimed is: 1. A barrier structure for hermetically sealing an electronic device, comprising: a dielectric material having a first surface and a second surface opposite the first surface; one or more layers embedded in the dielectric material, wherein the one or more layers each includes a plurality of openings; and a plurality of conductors embedded in the dielectric material, wherein each conductor extends through a corresponding opening of the plurality of openings of each layer. 2. The barrier structure of claim 1 , wherein the barrier structure is centrally-located within a hermetic electrical connector. 3. The barrier structure of claim 1 , wherein a layer of the one or more layers comprises aluminum, copper, ceramic, quartz, borosilicate glass, aluminosilicate glass, neoprene, butyl rubber, or nitrile rubber (Buna-N). 4. The barrier structure of claim 1 , wherein the one or more layers comprise two layers. 5. The barrier structure of claim 1 , wherein the one or more layers comprise one layer. 6. The barrier structure of claim 1 , wherein a conductor of the plurality of conductors is concentric with a corresponding opening of the plurality of openings, and the conductor is spaced apart from a layer of the one or more layers. 7. The barrier structure of claim 6 , wherein the conductor is spaced apart from the layer by about at least 150 microns. 8. The barrier structure of claim 6 , wherein the conductor is spaced apart from the layer by about 150 microns to about 500 microns. 9. The barrier structure of claim 1 , wherein an opening of the plurality of openings has a diameter of about at least 600 microns. 10. The barrier structure of claim 1 , wherein an opening of the plurality of openings has a diameter equal to a diameter of a conductor of the plurality of conductors plus at least 300 microns. 11. A barrier structure for hermetically sealing an electronic device, comprising: a dielectric material having a first surface and a second surface opposite the first surface; a first plurality of connecting pads disposed on the first surface; a second plurality of connecting pads disposed on the second surface; a plurality of conductors embedded in the dielectric material, wherein each conductor has a first end adjacent a corresponding connecting pad of the first plurality of connecting pads and a second end adjacent a corresponding connecting pad of the second plurality of connecting pads; a first ground layer embedded in the dielectric material, wherein the first ground layer is coplanar with the first end of each conductor; a second ground layer embedded in the dielectric material, wherein the second ground layer is coplanar with the second end of each conductor; and one or more layers embedded in the dielectric material, wherein the one or more layers are located between the first and second ground layers. 12. The barrier structure of claim 11 , wherein a layer of the one or more layers comprises aluminum, copper, ceramic, quartz, borosilicate glass, aluminosilicate glass, neoprene, butyl rubber, or nitrile rubber (Buna-N). 13. The barrier structure of claim 11 , wherein the one or more layers each includes a plurality of openings. 14. The barrier structure of claim 13 , wherein a conductor of the plurality of conductors is concentric with a corresponding opening of the plurality of openings, and the conductor is spaced apart from a layer of the one or more layers. 15. The barrier structure of claim 14 , wherein the conductor is spaced apart from the layer by about at least 150 microns. 16. The barrier structure of claim 14 , wherein the conductor is spaced apart from the layer by about 150 microns to about 500 microns. 17. An electronic device, comprising: a hermetic electrical connector, comprising: an external connector; an internal connector; and a barrier structure disposed between the external connector and the internal connector, wherein the barrier structure comprises: a dielectric material having a first surface and a second surface opposite the first surface; one or more layers embedded in the dielectric material, wherein the one or more layers each includes a plurality of openings; and a plurality of conductors embedded in the dielectric material, wherein each conductor extends through a corresponding opening of the plurality of openings of each layer. 18. The electronic device of claim 17 , wherein a layer of the one or more layers comprises aluminum, copper, ceramic, quartz, borosilicate glass, aluminosilicate glass, neoprene, butyl rubber, or nitrile rubber (Buna-N). 19. The electronic device of claim 17 , wherein an opening of the plurality of openings has a diameter equal to a diameter of a conductor of the plurality of conductors plus at least 300 microns. 20. The electronic device of claim 17 , wherein an opening of the plurality of openings has a diameter equal to a diameter of a conductor of the plurality of conductors plus about 300 microns to about 1000 microns.

Assignees

Inventors

Classifications

  • using rotating discs · CPC title

  • Reducing friction, adhesion, drag · CPC title

  • Sealing between contact members and housing, e.g. sealing insert · CPC title

  • Arrangements for providing electrical connections, e.g. connectors, cables, switches · CPC title

  • sealing gaskets, (gasket in general F16J) · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10575424B2 cover?
Embodiments disclosed herein generally relate to hermetic electrical connectors used in hard disk drives. The hermetic electrical connector includes a barrier structure having a first plurality of connecting pads disposed on a first surface of the barrier structure and a second plurality of connecting pads disposed on a second surface of the barrier structure opposite the first surface. A plura…
Who is the assignee on this patent?
Western Digital Tech Inc
What technology area does this patent fall under?
Primary CPC classification G11B33/1466. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Feb 25 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 2 related publications on this page (citations in our corpus or others sharing the same primary CPC).