Coordination of cache and memory reservation

US10545871B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10545871-B2
Application numberUS-201916390334-A
CountryUS
Kind codeB2
Filing dateApr 22, 2019
Priority dateJul 12, 2017
Publication dateJan 28, 2020
Grant dateJan 28, 2020

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

A method for coordinating cache and memory reservation in a computerized system includes identifying at least one running application, recognizing the at least one application as a latency-critical application, monitoring information associated with a current cache access rate and a required memory bandwidth of the at least one application, allocating a cache partition, a size of the cache partition corresponds to the cache access rate and the required memory bandwidth of the at least one application, defining a threshold value including a number of cache misses per time unit, determining a reduction of cache misses per time unit, in response to the reduction of cache misses per time unit being above the threshold value, retaining the cache partition, assigning a priority of scheduling memory request including a medium priority level, and assigning a memory channel to the at least one application to avoid memory channel contention.

First claim

Opening claim text (preview).

What is claimed is: 1. A computer program product for coordinating cache and memory reservation in a computerized system comprising a cache memory, a memory and a memory controller, the computer program product comprising: a computer readable non-transitory article of manufacture tangibly embodying computer readable instructions which, when executed, cause a computer to carry out a method comprising: detecting a first plurality of virtual machines and a second plurality of virtual machines in the computerized system, wherein the first plurality of virtual machines and the second plurality of virtual machines communicate with the memory through the cache memory and a plurality of memory channels, wherein the first plurality of virtual machines runs latency-critical services, and the second plurality of virtual machines runs non-critical services; based on the second plurality of virtual machines running the non-critical services, assigning a low memory request priority; based on the first plurality of virtual machines running the latency-critical services, determining a current cache access rate and a required memory bandwidth of the first plurality of virtual machines; based on the determined current cache access rate and the required memory bandwidth, proportionally allocating a cache partition to the first plurality of virtual machines, wherein a size of the cache partition corresponds to the determined cache access rate and the required memory bandwidth; defining a threshold value comprising a number of cache misses per time unit, wherein the threshold value helps determining whether an improvement caused by the cache partitioning is significant; based on the number of cache misses per time unit being above the threshold value, identifying one or more virtual machines in the first plurality of virtual machines as cache-bound and retaining the cache partition; receiving a memory request; based on the one or more virtual machines in the first plurality of virtual machines being identified as cache-bound, assigning a medium priority for scheduling the memory request; based on the number of cache misses per time unit being below the threshold value, identifying one or more virtual machines in the first plurality of virtual machines as bandwidth-bound and removing the cache partition; based on the one or more virtual machines in the first plurality of virtual machines being identified as bandwidth-bound, assigning a high priority for scheduling the memory request, wherein a bandwidth-bound virtual machine comprises a higher memory bandwidth demand than a cache-bound virtual machine; determining whether free memory channels are available; based on determining that a number of free memory channels is less than the first plurality of virtual machines, assigning at least one cache-bound virtual machine and at least one bandwidth bound virtual machine to the same memory channel; and based on determining that the number of free memory channels exceeds the first plurality of virtual machines, preventing two or more bandwidth-bound virtual machines from being assigned to the same memory channel, and assigning a mixed grouping of bandwidth-bound virtual machines and cache-bound virtual machines to the same memory channel such that an aggregate bandwidth usage of the mixed grouping is the lowest.

Assignees

Inventors

Classifications

  • Memory management, e.g. access or allocation · CPC title

  • using adaptive policy · CPC title

  • with main memory updating (G06F12/0806 takes precedence) · CPC title

  • where the computing system is a virtual computing platform, e.g. logically partitioned systems (virtual machines G06F9/45533; logical partitioning of resources G06F9/5077) · CPC title

  • Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation {; Recording or statistical evaluation of user activity, e.g. usability assessment} · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10545871B2 cover?
A method for coordinating cache and memory reservation in a computerized system includes identifying at least one running application, recognizing the at least one application as a latency-critical application, monitoring information associated with a current cache access rate and a required memory bandwidth of the at least one application, allocating a cache partition, a size of the cache part…
Who is the assignee on this patent?
IBM
What technology area does this patent fall under?
Primary CPC classification G06F12/0831. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Jan 28 2020 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 9 related publications on this page (citations in our corpus or others sharing the same primary CPC).