Memory device having adjustable refresh period and method of operating the same
US-9529673-B2 · Dec 27, 2016 · US
US10545665B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10545665-B2 |
| Application number | US-201916436025-A |
| Country | US |
| Kind code | B2 |
| Filing date | Jun 10, 2019 |
| Priority date | Mar 9, 2017 |
| Publication date | Jan 28, 2020 |
| Grant date | Jan 28, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A memory system includes a memory in which stored data is periodically rewritten by a refresh command, and a memory controller. The memory has an input/output (“I/O”) terminal, and the memory controller is communicatively coupled by a channel to the I/O terminal. The memory transmits a plurality of commands over the channel to the memory. The memory controller estimates a first total energy consumed based on the plurality of commands during a first sampling period, determines a temperature of the memory based on the first total energy consumed in the first sampling period, determines a first refresh cycle rate corresponding to the first temperature of the memory and transmits a refresh command to the memory based on the first refresh cycle rate.
Opening claim text (preview).
What is claimed is: 1. A memory comprising: a memory array configured to rewrite stored data according to a refresh cycle; and a memory controller communicatively coupled to the memory array, and configured to: determine a number of commands transmitted to the memory array during a given period, estimate a total energy to be consumed by the memory based on the number, determine a refresh cycle rate based on the estimated total energy to be consumed, and transmit a refresh command to the memory at the determined refresh cycle rate. 2. The memory of claim 1 , wherein the total energy to be consumed is estimated from the number of commands, an average current for each of the number of commands, and a time of execution for each of the number of commands. 3. The memory of claim 2 , wherein the memory controller is configured to maintain a table of average or peak current for each of the number of commands. 4. The memory system of claim 3 , wherein the average or the peak current for a particular command of the plurality of commands is programmable. 5. The memory of claim 1 , wherein the estimation of the total energy to be consumed by the memory comprises a component based on a heat dissipation characteristic of the memory. 6. The memory of claim 5 , wherein the memory controller is further configured to determine a temperature of the memory, based on the estimated total energy to be consumed in the given period. 7. The memory of claim 6 , wherein the memory controller is configured to maintain a stored table of optimum refresh cycle rates for a plurality of possible temperatures of the memory, and wherein the refresh cycle rate is configured to be selected from the table based on a temperature of the memory associated with the estimated total energy to be consumed. 8. The memory of claim 1 , wherein the total energy to be consumed is configured to be estimated from a weighted average energy consumption associated with each command of the number of commands. 9. The memory of claim 8 , wherein the refresh cycle rate is configured to be calculated from the estimated total energy to be consumed based on the weighted average energy consumption associated with each command of the number of commands and a previously recorded rate. 10. The memory of claim 1 , wherein the memory controller is further configured to determine the number of each of a plurality of types of command executed in the memory during the given period. 11. The memory of claim 1 , wherein the refresh command is configured to be transmitted once per a predetermined time period, wherein the time period is determined from the refresh cycle rate. 12. The memory of claim 1 , wherein the memory controller is configured to estimate the total energy to be consumed on a per-rank basis. 13. A method of determining a refresh rate for a memory, the method comprising: storing, at a memory controller, a number of commands transmitted to a memory array within a given period; estimating, at the memory controller, a total energy to be consumed by the memory based on the number of commands; determining, at the memory controller, a refresh cycle rate based on the estimated total energy to be consumed; and transmitting a refresh command to the memory array at the determined refresh cycle rate. 14. The method of claim 13 , wherein estimating a total energy to be consumed comprises integrating an average or peak current for each of the transmitted number of commands in the count and a time of execution for each of the transmitted number of commands. 15. The method of claim 14 , wherein estimating a total energy to be consumed further comprises subtracting a heat dissipation component. 16. The method of claim 15 , the method further comprising determining a temperature of the memory based on the total energy to be consumed in the given period. 17. The method of claim 13 , wherein determining a refresh cycle rate includes accessing a look-up table. 18. The method of claim 13 , the method further comprising estimating the total energy to be consumed from a weighted average energy consumption associated with each command of the number of commands. 19. The method of claim 13 , the method further comprising calculating the refresh cycle rate from the total energy to be consumed based on the weighted average energy consumption associated with each command of the number of commands in the given period and a previously recorded refresh cycle rate. 20. The method of claim 13 , wherein storing a number of commands comprises recording a number of each of plurality of types of commands executed in the memory in the given period.
in relation to data integrity, e.g. data losses, bit errors · CPC title
Temperature related aspects of refresh operations · CPC title
Terminal emulation · CPC title
External triggering or timing of internal or partially internal refresh operations, e.g. auto-refresh or CAS-before-RAS triggered refresh · CPC title
Monitoring storage devices or systems · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.