Multilayer ceramic capacitor and board having the same mounted thereon
US-9326381-B2 · Apr 26, 2016 · US
US10529472B2 · US · B2
| Field | Value |
|---|---|
| Publication number | US-10529472-B2 |
| Application number | US-201816205271-A |
| Country | US |
| Kind code | B2 |
| Filing date | Nov 30, 2018 |
| Priority date | Dec 1, 2017 |
| Publication date | Jan 7, 2020 |
| Grant date | Jan 7, 2020 |
A practical reading order for non-experts. Skip the full description unless you need deep technical detail.
What the patent document calls the invention.
A short plain-language summary of the technical disclosure.
Who owns or filed the patent and who is credited as inventor.
Filing, priority, publication, and grant dates set the timeline.
The legal scope of protection — read this for what is actually claimed.
Technology tags used to group this patent with similar filings.
Prior art links and similar publications in this corpus.
Official abstract text for this publication.
A low aspect ratio varistor is disclosed. The varistor may have a rectangular configuration defining first and second opposing side surfaces offset in a widthwise direction and first and second opposing end surfaces offset in a lengthwise direction. The varistor may include a first electrode layer including a first electrode having an electrode length in the lengthwise direction and an electrode width in the widthwise direction. The varistor may also include a second electrode layer including a second electrode having an electrode length in the lengthwise direction and an electrode width in the widthwise direction. The varistor may also include first and second terminals adjacent and connected with the first and second opposing end surfaces, respectively. At least one of the first or second electrodes may have an electrode aspect ratio less than about 1.
Opening claim text (preview).
What is claimed is: 1. A varistor having a rectangular configuration defining first and second opposing side surfaces offset in a widthwise direction and first and second opposing end surfaces offset in a lengthwise direction, the varistor comprising: a first terminal adjacent the first opposing end surface; a first electrode layer including a first electrode having an electrode length in the lengthwise direction and an electrode width in the widthwise direction, the first electrode connected with the first terminal along the electrode width of the first electrode; a second terminal adjacent the second opposing end surface; and a second electrode layer including a second electrode having an electrode length in the lengthwise direction and an electrode width in the widthwise direction, the second electrode connected with the second terminal along the electrode width of the second electrode; wherein: at least one of the first or second electrodes has an electrode aspect ratio less than about 1. 2. The varistor of claim 1 , wherein a clamping voltage of the varistor is less than about 12 volts. 3. The varistor of claim 1 , wherein: the first electrode overlaps the second electrode in both the widthwise and lengthwise directions to define an overlapping area having an overlap width in the widthwise direction and an overlap length in the lengthwise direction; and the overlapping area has an overlap aspect ratio less than about 1. 4. The varistor of claim 1 , further comprising: an overall length in the lengthwise direction between the first and second opposing end surfaces and an overall width in the widthwise direction between first and second opposing side surfaces; and an overall aspect ratio less than about 1. 5. The varistor of claim 1 ; wherein at east one of the first electrode or second electrode is a T-electrode. 6. The varistor of claim 1 , wherein the first terminal is connected with the first electrode along at least one of the first opposing side surface or second opposing side surface of the varistor. 7. The varistor of claim 1 , wherein at least one of the first electrode or second electrode intersects at least one of the first opposing side surface or second opposing side surface. 8. A varistor having a rectangular configuration defining first and second opposing side surfaces offset in a widthwise direction and first and second opposing end surfaces offset in a lengthwise direction, the varistor comprising: a first terminal adjacent the first opposing end surface; a first electrode layer including a first electrode, the first electrode connected with the first terminal; and a second terminal adjacent the second opposing end surface; and a second electrode layer including a second electrode; the second electrode connected with the second terminal; wherein: the second electrode overlaps the first electrode along an overlapping area having an overlap width in the widthwise direction and an overlap length in the lengthwise direction; and the overlapping area has an overlap aspect ratio less than about 1. 9. The varistor of claim 8 , further comprising: an overall length in the lengthwise direction between the first and second opposing end surfaces and an overall width in the widthwise direction between first and second opposing side surfaces; and an overall aspect ratio less than about 1. 10. The varistor of claim 8 , wherein a clamping voltage of the varistor is less than about 12 volts. 11. The varistor of claim 8 , wherein at least one of the first electrode or second electrode is a T-electrode. 12. The varistor of claim 8 , wherein the first terminal is connected with the first electrode along at least one of the first opposing side surface or second opposing side surface of the varistor. 13. The varistor of claim 8 , wherein at least one of the first electrode or second electrode intersects at least one of the first opposing side surface or second opposing side surface. 14. A varistor array having a rectangular configuration defining first and second opposing side surfaces offset in a widthwise direction and first and second opposing end surfaces offset in a lengthwise direction, the varistor array comprising: a first terminal associated with the first opposing end surface; a first electrode layer including a first set of electrodes, each of the first set of electrodes being connected with the first terminal and having an electrode length in the lengthwise direction and an electrode width in the widthwise direction; a second terminal associated with the second opposing end surface; and a second electrode layer including a second set of electrodes, each of the second set of electrodes being connected with the second terminal and having an electrode length in the lengthwise direction and an electrode width in the widthwise direction; wherein: at least one electrode of the first set of electrodes or second set of electrodes has an electrode aspect ratio less than about 1. 15. The varistor array of claim 14 , wherein: at least one of the electrodes of the first set of electrodes overlaps at least one of the electrodes of the second set of electrodes in the lengthwise and widthwise directions to define an overlapping area having an overlap width in the widthwise direction and an overlap length in the lengthwise direction; and the overlapping area has an overlap aspect ratio less than about 1. 16. The varistor array of claim 14 , further comprising: an overall length in the lengthwise direction between the first and second opposing end surfaces and an overall width in the widthwise direction between the first and second opposing side surfaces; and an overall aspect ratio less than 1. 17. The varistor array of claim 14 , wherein at least one of the first set of electrodes or second set of electrodes is a T-electrode. 18. The varistor array of claim 14 , wherein the first terminal is connected with the first electrode along at least one of the first opposing side surface or second opposing side surface of the varistor. 19. The varistor array of claim 14 , wherein at least one of the first set of electrodes or second set of electrodes intersects at least one of the first opposing side surface or second opposing side surface. 20. The varistor array of claim 14 , wherein the clamping voltage between the first terminal and second terminal of the varistor array is less than about 12 volts.
comprising a plurality of layers stacked between terminals · CPC title
Overvoltage protection resistors; Arresters · CPC title
Resistor networks not otherwise provided for · CPC title
Thick film varistors · CPC title
the terminals or tapping points being coated on the resistive element · CPC title
Related publications grouped by family.
Answers are generated from the same data shown on this page.