Light field displays having synergistic data formatting, re-projection, foveation, tile binning and image warping technology

US10522113B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10522113-B2
Application numberUS-201715858486-A
CountryUS
Kind codeB2
Filing dateDec 29, 2017
Priority dateDec 29, 2017
Publication dateDec 31, 2019
Grant dateDec 31, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Systems, methods and apparatuses may provide for technology to reduce rendering overhead associated with light field displays. The technology may conduct data formatting, re-projection, foveation, tile binning and/or image warping operations with respect to a plurality of display planes in a light field display.

First claim

Opening claim text (preview).

What is claimed is: 1. An apparatus comprising: one or more substrates; and logic coupled to the one or more substrates, wherein the logic is implemented in one or more of configurable logic or fixed-functionality logic hardware, the logic coupled to the one or more substrates to: identify a pixel location with respect to a plurality of display planes, store image data associated with the pixel location and the plurality of display planes to adjacent memory locations, simultaneously render the image data from the adjacent memory locations across the plurality of display planes, render a source view associated with a first display plane in the plurality of display planes, re-project the rendered source view to a second display plane in the plurality of display planes to obtain a re-projected view, and fill one or more holes in the re-projected view based on one or more of extended field of view data corresponding to the source view, rasterization data corresponding to the source view or rasterization data corresponding to the re-projected view, wherein when the one or more holes are filled based on the rasterization data corresponding to the source view, and wherein the logic coupled to the one or more substrates is to: disable a first depth test during rendering of the source view, and conduct the first depth test during filling of the one or more holes in the re-projected view. 2. The apparatus of claim 1 , wherein the logic coupled to the one or more substrates is to dispatch a single instruction multiple data (SIMD) instruction to a plurality of graphics execution units to simultaneously render the image data. 3. The apparatus of claim 1 , wherein the image data is to be further associated with a pixel subspan containing the pixel location. 4. The apparatus of claim 1 , wherein the logic coupled to the one or more substrates is to transpose the simultaneously rendered image data to a surface layout associated with the plurality of display planes. 5. The apparatus of claim 1 , wherein the adjacent memory locations are to be within a single cache line. 6. The apparatus of claim 1 wherein when the one or more holes are filled based on the extended field of view data, the re-projected view has a non-extended field of view. 7. The apparatus of claim 6 , wherein when the one or more holes are filled based on the rasterization data corresponding to the re-projected view, the logic coupled to the one or more substrates is to: pre-populate a depth buffer during re-projection of the rendered source view, and conduct a second depth test during filling of the one or more holes based on data in the depth buffer. 8. The apparatus of claim 1 , wherein the logic coupled to the one or more substrates is to: determine a focus point relative to the plurality of display planes, and vary, on a per display plane basis, a resolution of scene content presented on the plurality of display planes based on the focus point. 9. The apparatus of claim 8 , wherein the logic coupled to the one or more substrates is to vary, on the per display plane basis, a view density of the scene content presented on the plurality of display planes based on the focus point. 10. The apparatus of claim 8 , wherein the logic coupled to the one or more substrates is to vary, on the per display plane basis, a view update frequency of the scene content presented on the plurality of display planes based on the focus point. 11. The apparatus of claim 8 , wherein the logic coupled to the one or more substrates is to separate peripheral views into bins having one or more of different resolutions, different view densities or different update frequencies. 12. The apparatus of claim 1 , wherein the logic coupled to the one or more substrates is to: determine a set of primitives associated with the plurality of display planes, and conduct a hierarchical sequence of culling operations on the set of primitives. 13. The apparatus of claim 12 , wherein the hierarchical sequence of culling operations is to include a near plane-far plane culling operation that rejects primitives behind a farthest display plane in the plurality of display planes and rejects primitives in front of a nearest display plane in the plurality of display planes. 14. The apparatus of claim 13 , wherein the hierarchical sequence of culling operations is to include a coarse frustum culling operation that is conducted on a per eye basis and after the near plane-far plane culling operation, and wherein the coarse frustum culling operation is to reject primitives outside a top frustum plane of a topmost viewport, a bottom frustum plane of a bottommost viewport, a left frustum plane of a leftmost viewport and a right frustum plane of a rightmost viewport. 15. The apparatus of claim 14 , wherein the hierarchical sequence of culling operations is to include a fine frustum culling operation that is conducted after the coarse frustum culling operation, and wherein the logic coupled to the one or more substrates is to populate one or more tile bins with primitives that pass the fine frustum culling operation. 16. The apparatus of claim 1 , wherein the logic coupled to the one or more substrates is to: identify first image data associated with scene content on the first display plane, identify a first position change between the scene content on the first display plane and the scene content on the second display plane, and approximate, based on the first image data and the first position change, second image data associated with the scene content on the second display plane. 17. The apparatus of claim 16 , wherein the logic coupled to the one or more substrates is to: identify a second position change between the scene content on the first display plane and the scene content on a third display plane in the plurality of display planes, and approximate, based on the first image data and the second position change, third image data associated with the scene content on the third display plane. 18. An apparatus comprising: one or more substrates; and logic coupled to the one or more substrates, wherein the logic is implemented in one or more of configurable logic or fixed-functionality logic hardware, the logic coupled to the one or more substrates to: render a source view associated with a first display plane in a plurality of display planes, re-project the rendered source view to a second display plane in the plurality of display planes to obtain a re-projected view, and fill one or more holes in the re-projected view based on one or more of extended field of view data corresponding to the source view, rasterization data corresponding to the source view or rasterization data corresponding to the re-projected view, wherein when the one or more holes are filled based on the rasterization data corresponding to the source view, and wherein the logic coupled to the one or more substrates is to: disable a first depth test during rendering of the source view, and conduct the first depth test during filling of the one or more holes in the re-projected view. 19. The apparatus of claim 18 , wherein when the one or more holes are filled based on the extended field of view data, the re-projected view has a non-extended field of view. 20. The apparatus of claim 18 , wherein when the one or more holes are filled based on the rasterization data corresponding to the re-projected view, the logic coupled to the one or more substrates is to: pre-populate a depth buffer during re-projection of the

Assignees

Inventors

Classifications

  • using Z-buffer · CPC title

  • Perspective computation · CPC title

  • for mixing or overlaying two or more graphic patterns (G09G5/02, G09G5/397 take precedence) · CPC title

  • Gradation resolution change · CPC title

  • Use of more than one graphics processor to process data before displaying to one or more screens · CPC title

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10522113B2 cover?
Systems, methods and apparatuses may provide for technology to reduce rendering overhead associated with light field displays. The technology may conduct data formatting, re-projection, foveation, tile binning and/or image warping operations with respect to a plurality of display planes in a light field display.
Who is the assignee on this patent?
Intel Corp
What technology area does this patent fall under?
Primary CPC classification G09G5/363. Mapped technology areas include Physics.
When was this patent published?
Publication date Tue Dec 31 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 6 related publications on this page (citations in our corpus or others sharing the same primary CPC).