Display apparatus including layered structures

US10516077B2 · US · B2

Patent metadata
FieldValue
Publication numberUS-10516077-B2
Application numberUS-201816000336-A
CountryUS
Kind codeB2
Filing dateJun 5, 2018
Priority dateJun 5, 2017
Publication dateDec 24, 2019
Grant dateDec 24, 2019

How to read this patent

A practical reading order for non-experts. Skip the full description unless you need deep technical detail.

  1. Title

    What the patent document calls the invention.

  2. Abstract

    A short plain-language summary of the technical disclosure.

  3. Assignees and inventors

    Who owns or filed the patent and who is credited as inventor.

  4. Key dates

    Filing, priority, publication, and grant dates set the timeline.

  5. First independent claim

    The legal scope of protection — read this for what is actually claimed.

  6. CPC / IPC classifications

    Technology tags used to group this patent with similar filings.

  7. Citations and related patents

    Prior art links and similar publications in this corpus.

Abstract

Official abstract text for this publication.

Provided is a display apparatus. The display apparatus may include a monolithic device in which a light emitting element array, a transistor array, and a color control member are monolithically provided on one substrate. The display apparatus may include a first layered structure including the light emitting element array, a second layered structure including the transistor array, and a third layered structure including the color control member, wherein the second layered structure may be between the first layered structure and the third layered structure. The light emitting element array may include a plurality of light emitting elements comprising an inorganic material. The plurality of light emitting elements may have a vertical nanostructure.

First claim

Opening claim text (preview).

What is claimed is: 1. A display apparatus comprising: a substrate; a first layered structure provided on the substrate and comprising an array of a plurality of light emitting elements, each comprising an inorganic material; a second layered structure comprising an array of a plurality of transistors electrically connected to the plurality of light emitting elements; and a third layered structure comprising a color control member disposed such that light output from the plurality of light emitting elements is incident thereon and configured to control a color of light transmitted therefrom, wherein the second layered structure is between the first layered structure and the third layered structure and all of the first layered structure, the second layered structure and the third layered structure are monolithically provided on the substrate. 2. The display apparatus of claim 1 , wherein the plurality of light emitting elements comprise a plurality of vertical nanostructures perpendicular to the substrate, and each of the plurality of vertical nanostructures has a core-shell structure comprising a first conductivity type semiconductor, an active layer, and a second conductivity type semiconductor. 3. The display apparatus of claim 2 , wherein each of the plurality of vertical nanostructures comprises a nanowire structure. 4. The display apparatus of claim 2 , wherein each of the plurality of vertical nanostructures comprises a nanopyramid structure. 5. The display apparatus of claim 2 , wherein each of the plurality of vertical nanostructures comprises a nanowire portion and a nanopyramid portion provided on the nanowire portion. 6. The display apparatus of claim 5 , wherein the nanowire portion has a width of about 600 nm or less and a height of about 1 μm or more, and the nanopyramid portion has a width larger than the width of the nanowire portion. 7. The display apparatus of claim 2 , wherein at least one of the first conductivity type semiconductor, the active layer, and the second conductivity type semiconductor comprises a gallium nitride (GaN)-based material. 8. The display apparatus of claim 1 , wherein each of the plurality of transistors is spaced apart from a light emitting element corresponding thereto in a direction parallel to the substrate, such that the plurality of transistors do not overlap with the plurality of light emitting elements. 9. The display apparatus of claim 1 , further comprising: a first electrode, electrically contacting a first group of light emitting elements from among the plurality of light emitting elements, provided on the substrate; a first insulating layer, covering the first electrode and the first group of light emitting elements, provided on the substrate, wherein the plurality of transistors are provided on the first insulating layer; a second insulating layer, covering the plurality of transistors and the plurality of light emitting elements, provided on the first insulating layer; a second electrode, electrically connected to the plurality of light emitting elements, provided on the second insulating layer; a first conductive plug which penetrates the first insulating layer and connects the first electrode to one of the plurality of transistors; and a second conductive plug which penetrates the first insulating layer and the second insulating layer and connects the second electrode to the plurality of light emitting elements. 10. The display apparatus of claim 1 , further comprising: a first electrode, electrically contacting a first group of light emitting elements from among the plurality of light emitting elements, provided at a top surface of the substrate; a first insulating layer, covering the first electrode and the first group of light emitting elements, provided at the top surface of the substrate; wherein the plurality of transistors are provided on the first insulating layer; a first conductive plug, which penetrates the first insulating layer and connects the first electrode to one of the plurality of transistors; and a second electrode, electrically connected to the plurality of light emitting elements, provided at a bottom surface of the substrate. 11. The display apparatus of claim 1 , wherein the display apparatus comprises a plurality of unit regions, and each of the plurality of unit regions comprises a 2T (transistor)-1C (capacitor) configuration. 12. The display apparatus of claim 1 , wherein the display apparatus comprises a plurality of unit regions, and each of the plurality of unit regions comprises a combination of at least three of the plurality of transistors and at least one capacitor. 13. The display apparatus of claim 12 , wherein each of the plurality of unit regions comprises a 4T (transistor)-2C (capacitor) configuration. 14. The display apparatus of claim 1 , wherein the display apparatus comprises a plurality of unit regions, and each of the plurality of unit regions comprises: a scan line; a data line intersecting the scan line; a voltage source line spaced apart from the data line; a first transistor, of the plurality of transistors, provided at an intersection between the scan line and the data line; a second transistor, of the plurality of transistors, connected between the voltage source line and a first group of the plurality of light emitting elements; and a capacitor connected between the voltage source line and the first and second transistors. 15. The display apparatus of claim 1 , wherein the display apparatus further comprises: a plurality of unit regions, a driving transistor connected to one of the plurality of unit regions; and a capacitor connected to the one of the plurality of unit regions, wherein the driving transistor comprises a gate electrode extending in a first direction, and wherein the capacitor comprises a conductive layer extending from an end portion of the gate electrode in a second direction perpendicular to the first direction. 16. The display apparatus of claim 1 , wherein the second layered structure further comprises an insulating layer covering the plurality of light emitting elements and the plurality of transistors, the insulating layer has a substantially flat surface, the third layered structure is provided on the substantially flat surface of the insulating layer, and the third layered structure has a substantially flat layer structure. 17. The display apparatus of claim 16 , further comprising: a yellow recycling film (YRF) provided between the second layered structure and the third layered structure; and a blue cut filter (BCF) provided on the third layered structure, wherein each of the YRF and the BCF has a substantially flat layer structure. 18. The display apparatus of claim 1 , wherein the plurality of light emitting elements comprise a first group of blue light emitting elements corresponding to a first subpixel, a second group of blue light emitting elements corresponding to a second subpixel, and a third group of blue light emitting elements corresponding to a third subpixel, and the color control member comprises a blue-to-green color converting element corresponding to the second subpixel and a blue-to-red color converting element corresponding to the third subpixel. 19. The display apparatus of claim 18 , wherein the color control member further comprises a light scattering element corresponding to the first subpixel. 20. The display apparatus of claim 18 , further comprising: a yellow recycling film (YRF

Assignees

Inventors

Classifications

  • Modulator illumination systems (general applications of lighting devices F21V; general optical systems G02B; lamp houses for projectors not peculiar to the presence of an electronic spatial light modulator G03B21/20) · CPC title

  • of translucent electrodes · CPC title

  • Electricity · mapped topic

  • Electricity · mapped topic

  • Electricity · mapped topic

Patent family

Related publications grouped by family.

External sources

Frequently asked questions

Answers are generated from the same data shown on this page.

What does patent US10516077B2 cover?
Provided is a display apparatus. The display apparatus may include a monolithic device in which a light emitting element array, a transistor array, and a color control member are monolithically provided on one substrate. The display apparatus may include a first layered structure including the light emitting element array, a second layered structure including the transistor array, and a third l…
Who is the assignee on this patent?
Samsung Electronics Co Ltd
What technology area does this patent fall under?
Primary CPC classification H01L33/06. Mapped technology areas include Electricity.
When was this patent published?
Publication date Tue Dec 24 2019 00:00:00 GMT+0000 (Coordinated Universal Time) (B2). Legal status and post-grant events are not shown on this page.
What related patents are in patentsdb?
We list 8 related publications on this page (citations in our corpus or others sharing the same primary CPC).